Code No: I6810/R16

M. Tech. I Semester Regular Examinations, December-2016 SYSTEM ON CHIP DESIGN

Common to VLSI&ES (68), ES&VLSI (48), VLSID &ES (77), ES &VLSID (81)

Time:	3	Hours
-------	---	-------

Max. Marks: 60

Answer any FIVE Questions		
All Questions Carry Equal Marks		
1.	a b	Explain the processor architecture and its implementation with neat sketch. Explain the simple sequential processor in architectural view.
2.	a b	Explain SOC system level interconnection of bus based approach. Discuss the requirements and specifications in a Design process.
3.	a b	Discuss the interrupts and exceptions in processor architecture. Explain the buffer designed for a fixed or maximum request rate.
4.	a b	Explain vector functional units. Discuss detecting instruction concurrency of superscalar processor.
5.	a b	Discuss SOC (On-Die) memory systems. Explain the Strecker- Ravi model.
6.	a b	Explain Bus Bridge and Bus varieties Of bus architecture. Discuss the AMBA SOC standard bus.
7.	a b	Describe the Architecture of customizing instruction processor. Explain reconfigurable Interconnects.
8.	a b	Discuss the SOC design approach. Discuss the application study of JPEG compression.