

A logic family is a collection of different IC chips that have similar input, output and internal circuit characteristics, but that perform different logic functions.

Chips from the same family can be interconnected to perform any desired logic function. On the other hand, chips from differing families may not be compatible; they may use different power supply voltages or may use different input & output conditions to represent logic values.

The most successful bipolar logic family is transistor-transistor logic (TTL). First introduced in the 1960s, TTL now is actually a family of logic families that are compatible with each other but differ in speed, power consumption, and cost.

Metal-Oxide Semiconductor ~~field~~ field-effect transistor (MOSFET), or simply MOS transistor, were difficult to fabricate in the early days, and it wasn't until the 1960s that a wave of developments made MOS based logic & memory circuits practical. Even then, MOS circuits lagged bipolar circuits considerably in speed and were attractive ~~and~~ only in selected applications because of their lower power consumption and higher levels of integration.

design of MOS circuits, in particular Complementary MOS (CMOS) circuits, vastly increased their performance & popularity. By far the majority of new large-scale integrated circuits, such as microprocessors & memories, use CMOS. CMOS circuits now account for the vast majority of the world wide IC market.

CMOS logic is both the most capable & the easiest to understand commercial digital logic technology.

As a consequence of the industry's transition from TTL to CMOS over long periods of time, many CMOS families were designed to be somewhat compatible with TTL.

CMOS LOGIC

The basic building blocks in CMOS logic circuits are MOS transistors. In any logic circuit, there is a range of voltages that is interpreted as a logic 0, and another, nonoverlapping range that is interpreted as a logic 1.

A typical CMOS logic circuit operates from a 5-volt power supply. Such a circuit may interpret any voltage in the range 0-1.5V as a logic 0, and in the range 3.5-5.0V as a logic 1. Thus, the definitions of Low & High for 5-volt CMOS logic are as shown in figure 1.




Fig 1: Logic levels for typical CMOS logic circuits

Voltages in the intermediate range (1.5 - 3.5V) are not expected to occur except during signal transitions, and yield undefined logic values (i.e., a circuit may interpret them as either 0 or 1).

MOS Transistors:

A MOS transistor can be modeled as a 3-terminal device that acts like a voltage controlled resistance. As suggested by Figure 2, an i/p voltage applied to one terminal controls the resistance between the remaining two terminals. In digital logic applications, a MOS transistor is operated so its resistance is always either very high (and the transistor is OFF) or very low (and the transistor is ON).

There are two types of MOS transistors, n-channel or p-channel; the names refer to the type of semiconductor material used for the resistance-controlled terminals.





Fig 2: The MOS transistor as a voltage controlled resistance.

The circuit symbol for an n-channel MOS (NMOS) transistor is shown in Figure 3.



Voltage-controlled resistance
increase $V_{GS} \Rightarrow$ decrease R_{DS}
i.e. $V_{GS} \propto \frac{1}{R_{DS}}$

Note: normally $V_{GS} \geq 0$

Fig 3: Circuit symbol for an n-channel MOS (NMOS) transistor

The terminals are called gate, source, & drain. As you might guess from the orientation of the circuit symbol, the drain is normally at a higher voltage than the source.

The voltage from gate to source (V_{gs}) in an NMOS transistor is normally zero or positive. If $V_{gs} = 0$, then the resistance from drain to source (R_{ds}) is very high, at least a Megohm ($10^6 \Omega$) or more. As we increase V_{gs} (i.e., increase the voltage on the gate), R_{ds} decreases to a very low value, 10 Ω or less in some devices.

The circuit symbol for a p-channel MOS (PMOS) transistor is shown in figure 4.9.





Fig 4.9 Circuit symbol for a p-channel MOS (PMOS) transistor

Operation is analogous to that of an NMOS transistor, except that the source is normally at a higher voltage than the drain, and V_{gs} is normally zero or negative. If V_{gs} is zero, then the resistance from source to drain (R_{ds}) is very high. As we algebraically decrease V_{gs} (i.e., decrease the voltage on the gate), R_{ds} decreases to a very low value.

CMOS and PMOS transistors are used together in a complementary way to form CMOS logic.

The simplest CMOS circuit, a logic inverter, requires only one of each type of transistor, connected as shown in figure 5(a). The power-supply voltage, V_{DD} , typically may be in the range 2-6V and is most often set at 5.0V for compatibility with TTL circuits.



(b)

V_{IN}	Q_1	Q_2	V_{OUT}
0.0(L)	OFF	ON	5.0(H)
5.0(H)	ON	OFF	0.0(L)

(c)



Fig: 5 CMOS inverter (a) circuit diagram

(b) functional behaviour

(c) Logic Symbol

case-I

V_{IN} is 0.0V.

In this case, the bottom, n-channel transistor Q_1 is OFF, since its V_{GS} is 0, but the top, p-channel transistor Q_2 is ON, since its V_{GS} is a large -ve (-5.0V). Therefore, Q_2 presents only a small resistance between the power-supply terminal (V_{DD} , +5.0V) and the o/p terminal (V_{OUT}), and the o/p voltage is 5.0V.

Case - II

V_{IN} is 5.0V.

Here, Q_1 is ON, since its V_{GS} is a large +ve value (+5.0V) but Q_2 is OFF, since its V_{GS} is 0. Thus, Q_1 presents a small resistance between the o/p terminal and ground. The output voltage is 0V.

Another way to visualize CMOS operation uses Switches. As shown in figure 5, the n-channel (bottom) transistor is modeled by a normally open switch, and the p-channel (top) transistor by a normally-closed switch. Applying a HIGH voltage changes each switch to the opposite of its normal state, as shown in (b).






Fig 5
Switch model for
CMOS inverter
(a) Low V_{in}
(b) High V_{in}

The switch model gives rise to a way of drawing CMOS circuits that makes their logical behaviour more readily apparent. As shown in Fig 7, different symbols are used for the p- & n-channel transistors to reflect their logical behaviour. The n-channel transistor (Q1) is switched 'on', & current flows between source & drain, when a HIGH voltage is applied to its gate; this seems natural enough.

The p-channel transistor (Q2) has the opposite behaviour.



It is 'on' when a Low voltage is applied; the inversion bubble on its gate indicates this inverting behaviour.

Fig 7: CMOS inverter logical operation

NAND gate can be constructed using CMOS.

A k -input gate uses k p-channel or k n-channel transistors. Figure 8.3 shows a 2-input CMOS NAND gate.





Fig 8.3: CMOS 2-input NAND gate (a) circuit (b) function table (c) logic symbol

If either input is LOW, the output Z has a low-impedance connection to V_{DD} through the corresponding p-channel transistor, and the path to ground is blocked by the corresponding "OFF" n-channel transistor. If both inputs are HIGH, the path to V_{DD} is blocked, and Z has a low-impedance connection to ground. Fig 9.14 shows the switch model for the NAND gate's operation.



NOR gate can be constructed using CMOS.

A K-input gate uses K n-channel & K p-channel transistors. Figure ~~8.15~~ shows a CMOS NOR gate.





Fig 8.15: CMOS 2-input NOR gate

- (a) circuit diagram
- (b) function table
- (c) logic symbol

If both i/p's are Low, then the o/p Z has a Low impedance connection to VDD through the "ON" p-channel transistors, and the path to ground is blocked by the "OFF" n-channel transistors. If either input is High, the path to VDD is blocked, and Z has a Low-impedance connection to ground. Figure shows the switch model for the NOR gate's operation.


For CMOS, and in most other logic families the Simplest gates are inverters, and the next Simplest are NAND gates & NOR gates.

CMOS non inverting buffers and AND and OR gates are obtained by connecting an inverter to the o/p of the corresponding inverting gate. Thus, fig 3.13 shows a non inverting buffer and figure 3.14 shows an AND gate. Combining NOR with an inverter yields an OR gate as shown in fig 3.15



(b)

A	B	Q ₁	Q ₂	Q ₃	Q ₄	Q ₅	Q ₆	Z
L	L	OFF	ON	OFF	ON	ON	OFF	L
L	H	OFF	ON	ON	OFF	ON	OFF	L
H	L	ON	OFF	OFF	ON	ON	OFF	L
H	H	ON	OFF	ON	OFF	OFF	ON	H



(c)

Fig : CMOS 2-input AND gate (a) circuit diagram (b) Function table (c) logic symbol

Electrical Behaviour of CMOS circuits

CMOS steady state Electrical behaviour

The steady-state behaviour is the behaviour of the circuit when input signals are not changing.

Logic level and noise margin

The CMOS device manufacturer specifies the four voltage parameters in the datasheet. These are:

$V_{IH(min)}$ - High level input voltage.

It is a minimum voltage level required for a logical 1 at an i/p. Any voltage below this level will not be accepted as a high by the logic circuit.

$V_{IL(max)}$ - Low level input voltage.


It is a maximum voltage level required for a logic 0 at an i/p. Any voltage above this level will not be accepted as a low by the logic circuit.

$V_{OH(min)}$ - High-level output voltage

It is a minimum voltage level of a logic circuit output in the logic 1 state under defined load conditions.

$V_{OL(max)}$ - Low-level output voltage

It is a maximum voltage level at a logic circuit output in the logic 0 state under defined load conditions.



$$V_{OL} = V_{IL}(\text{max}) - V_{OL}(\text{max})$$

voltage levels & noise margin

The power supply voltage V_{CC} & ground are often called the power supply rails.

Cmos levels are typically a fraction of the power supply rails:

$$V_{OH}(\text{min}) : V_{CC} - 0.1V$$

$$V_{IH}(\text{min}) : 70\% \text{ of } V_{CC}$$

$$V_{IL}(\text{max}) : 30\% \text{ of } V_{CC}$$

$$V_{OL}(\text{max}) : \text{Ground} + 0.1V$$


Like voltage levels, device manufacturers also specify current parameters. These are,


I_{IH} - High level input current : It is a current that flows into an i/p when a specified high-level voltage is applied to that i/p.

I_{IL} - low level input current : It is a current that flows into an i/p when specified low-level voltage is applied to that i/p


I_{OH} - High level o/p current : It is a current that flows from an o/p in the logical 1 state under specified load condition.

I_{OL} - Low level o/p current : It is the current that flows from an o/p in the logical 0 state under specified load condition.





Resistive load of CMOS given by




Resistive load modeled by a Thevenin equivalent circuit

$$V_{TH} = \frac{2k}{2k+1k} \times 5V = 3.33V$$

$$R_{TH} = 1k \parallel 2k = 667\Omega$$


Condition 1: Input High



$$V_{out} = \frac{V_{TH} \times 100}{(100+667)} = \frac{3.33V \times 100}{100+667}$$

$$= \underline{\underline{0.43V}}$$


Condition 2: Input Low




$$V_{out} = \frac{(V_{DD}-V_{TH}) R_{TH}}{R_{TH}+200} + V_{TH}$$

$$= \frac{(5-3.33) \times 667}{667+200} + 3.33$$


$$= \underline{\underline{4.61V}}$$




$$\begin{aligned} \text{Sinking current} &= \frac{V_{OL} (max)}{R_L} \\ &= \frac{0.43V}{100} \\ &= \underline{\underline{4.3mA}} \end{aligned}$$



$$\begin{aligned} \text{Sourcing current} &= \frac{V_{DD} - V_{OH} (min)}{R_p} \\ &= \frac{5 - 4.61}{200} \\ &= \underline{\underline{1.95mA}} \end{aligned}$$



Ⓐ output low



Ⓑ output HIGH

Assume on resistance of transistors equal to zero, i.e. no voltage drop across it, all very good worst case estimates of op. current.

low low out put

$$I_{out} = \frac{V_{th}}{R_{pu}} = \frac{3.33}{667} = \underline{5 \text{ mA}}$$


for high output

$$I_{out} = \frac{5 - 3.33}{667} = \underline{2.5 \text{ mA}}$$


Circuit Behaviour with non ideal i/p.

If the i/p voltage is not close to the power supply rail, then the on transistor may not be fully 'on' & its resistance may increase. Like wise, the 'off' transistor may not be fully 'off' & its resistance may be quite a bit less than one MΩ. These two effects combine to move the output voltage away from the power supply rail.

EXE



$$V_{out} = \frac{(2.5k)5}{2.5k + 400} = \underline{4.31V}$$





What's worse is that the output structure is now consume nontrivial amount of power. The current flow with the 1.5V γ/σ is

$$I_{wired} = \frac{5}{400\Omega + 2.5k} = 1.72 \text{ mA}$$

& power consumption is

$$P_{wired} = 5.00 \times I_{wired} = 5 \times 1.72 \text{ mA} = \underline{8.62 \text{ mW}}$$

The output voltage of CMOS inverter deteriorates further with a negative level.



following eqs.

$$R_p(ON) = \frac{V_{DD} - V_{OH(max)}}{|I_{OH(max)}|}$$

$$R_N(ON) = \frac{V_{OL(max)}}{I_{OL(max)}}$$

Let us consider the parameters of CMOS 4C-series listed in the table

Parameter	CMOS load	Parameter	TTL load
$I_{OL(max)C}$	0.02 mA	$I_{OL(max)T}$	4.0 mA
$V_{OL(max)C}$	0.1 V	$V_{OL(max)T}$	0.33 V
$I_{OH(max)C}$	-0.02 mA	$I_{OH(max)T}$	-4.0 mA
$V_{OH(min)C}$	4.4 V	$V_{OH(min)T}$	3.84 V

From the table

$$R_p(ON) = \frac{5 - 3.84}{|-4.0 \times 10^{-3}|} = \frac{2902}{1852} \quad \left. \vphantom{\frac{2902}{1852}} \right\} \text{For TTL load}$$



$$R_N(ON) = \frac{0.33}{4 \times 10^{-3}} = 82.5 \Omega$$

$$R_p(ON) = \frac{5 - 4.4}{0.02 \times 10^{-3}} = 0.03$$

$$R_N(ON) = \frac{0.1}{0.02 \times 10^{-3}} = 0.005$$

The maximum current that the o/p can sink in the low state while still maintaining an o/p voltage smaller than $V_{OL(max)}$

$I_{OH(max)}$: The maximum current that the o/p can source/supply in the HIGH state while still maintaining an o/p voltage greater than $V_{OH(min)}$







Sink current: A device o/p is said to sink current when current flows from the power supply, through the load, and through the device o/p to ground.

$$\begin{aligned} \text{Sink current} = I_{\text{Sink}} = I_{OL(max)} &= \frac{V_{OL(max)}}{R_n} \quad (\text{or}) \quad \frac{V_{out}}{R_n} \\ &= \frac{0.43V}{100} = \underline{\underline{4.3 \text{ mA}}} \end{aligned}$$

Source current: The o/p is said to source current when current flows from the power supply, out of the device o/p, & through the load to ground.

$$\begin{aligned} \text{Source current} = I_{\text{Source}} = I_{OH(max)} &= \frac{V_{DD} - V_{out}}{R_p} = \frac{V_{DD} - V_{OH(min)}}{R_p} \\ &= \frac{5 - 4.61}{200} = \frac{0.39}{200} = \underline{\underline{1.95 \text{ mA}}} \end{aligned}$$


(19)



0-2 -0
2-3 1
3-5 1



Diode logic

AND




X	Y	Z
0	0	0
0	1	0
1	0	0
1	1	1



Transistor logic



OR





X	Y	Z
0	0	0
0	1	1
1	0	1
1	1	1




$$I_E = I_B + I_C$$

$$I_C = I_B + I_E$$



D2
R1
DTL



V_{BE} i.e. Voltage across collector to Base transition of Q₁ emitter

$$= U_{L0} + 0.2V$$


$$= 0 + 0.2 = \underline{0.2V}$$

transistor Q_0 hence Q_0 is in cutoff

$$\therefore V_{OH} = V_{OUT} = V_{CC}$$

$\Rightarrow$ gradually $V_{IN} \rightarrow V_{BE0}$ will reach $0.7V$ (approx) $\rightarrow Q_0$ will forward bias

→ clamping diodes: V_C : To protect i/f from negative spikes



→ Active Pull-up (Opel Rep). Provides larger current to load gates w/out for faster charging of load banks and increased run-out.

→ level shifty Diode (DL): Provide a voltage isolation (0.7V) b/w Q₁ & Q₂ to ensure no simultaneous conduction of both.

For OL, to ensure QP & QO will not conduct simultaneously/p.

$Q_S = \text{jet}$, $Q_P = \text{cut off??}$ El $Q_0 = \text{Sel.}$ $U_{\text{cut}} = 0L$

$$V_{BEP} = V_{BP} - V_{EP} \rightarrow \textcircled{1}$$


$$V_{BP} = V_{BEQ} (act) + V_{CES} (act) \rightarrow (2)$$

$$V_{EP} = V_{EO}(\text{Salt}) + V_{OL}(\text{o.u}) \rightarrow \textcircled{3}$$

$$\therefore V_{BEP} = V_{BEQ}(\text{sat}) + V_{CEQ}(\text{sat}) - V_{CEQ}(\text{sat}) + V_{OL}(\text{on})$$

$$= V_{BE0}(\text{sat}) + V_{PL}(\text{on}) < V_{BE}(\text{FA})$$

⇒ $\rightarrow$ Q_p cannot be conductive $\rightarrow$ cutoff because of level splitting DL.



if V_{IN} is low (i.e. 0) then Q_1 is on & the base voltage is at its lowest value $V - I_1 R_1$. Here again R_1 is used generally each element having its fixed values in practice. The collector of Q_1 at the base of Q_2 is low so that Q_2 is off. In this situation the base of Q_1 is high turning this transistor on while the base of Q_2 is 0 & this transistor is off. In this situation the o/p is connected to the high voltage line 'V' & it goes high.

if V_{IN} & V_{DD} both are at high level Q_1 is off, turning Q_2 on. This reduces the voltage on the base of Q_1 below its emitter voltage so that Q_1 becomes non-conducting. The base of Q_2 on the other hand is driven up by an amount $I_2 R_2$ & becomes conducting. The base of Q_1 on the other hand is driven to ground & the o/p is connected to ground through Q_2 & the o/p is low.

V_{IN}	V_{DD}	Q_1	Q_2	Q_1	Q_2	O/P
0	0	ON	OFF	ON	OFF	1
0	1	ON	OFF	ON	OFF	1
1	0	ON	OFF	ON	OFF	1
1	1	OFF	ON	OFF	ON	0

Entity Declaration:-

1. An entity declaration describes the external interface of the entity, that is it gives the black-box view.
2. It specifies the name of the entity, the names of interface ports, their mode (i.e direction) and the type of ports.

The Syntax is

entity entity-name is

generic (list-of-generics-and-their-types)

Port (list-of-interface-port-names-and-their-types);

entity-item-declarations]

[begin

entity-statements]

end entity-name;

Architecture Body:-

1. It describes the internal view of an entity.
2. It describes the functionality or the structure of the entity

3. The Syntax is

architecture architecture-name of entity-name

[architecture-item-declarations]

begin

Concurrent-statements;

Cocurrent - Procedure - Call

Concurrent - assertion - statement

Concurrent - signal - assignment - statement

Component - instantiation - statement

Generate - statement

end architecture-name;

3) Process Statement:-

1. A Process statement contains sequential statements that describe the functionality of a portion of an entity in sequential terms.

Syntax is

[Process-label:] Process [sensitivity-list]

[process-item-declarations]

begin

Sequential-statements;

Variable-assignment-statement

Signal-assignment-statement

wait-statement

if-statement

case-statement

loop-statement

null-statement

exit-statement

next-statement

assertion-statement

Procedure-call-statement

return-statement

end process [process-label];

1. Variable can be declared and used inside a process statement.
2. A variable is assigned a value using the variable assignment statement that typically has the form
$$\text{Variable} - \text{object} = \text{expression}$$

Consider the following process statement

Process (A)

Variable events-on-A: Integer := 0;

begin

events-on-A := events-on-A + 1;

end process;

3.3. Signal Assignment statement

1. Signals are assigned values using a signal assignment statement the simplest form of signal assignment statement is

$$\text{Signal-object} \leftarrow \text{expression} [\text{after delay-value}]$$

3.4 Wait Statement

1. A process may be suspended by means of a sensitivity list.
2. That is, when a process has a sensitivity list.
3. It always suspends after executing the last sequential statement in the process.
4. The wait statement provides an alternative way to suspend the execution of a process.

wait on Sensitivity - list;

wait until boolean-expression;

wait for time-expression;

5. They may also be combined in a single wait statement.

3.5 If statement

1. An 'if' statement selects a sequence of statements for execution based on the value of a condition.
2. The condition can be any expression that evaluates to a boolean value.

The general form of an if statement is

```

if boolean-expression
    sequential-statements
elsif boolean-expression then
    sequential-statements
else
    sequential-statements
end if;
```

3.6 Case statement

The format of a case statement is

```

Case expression is
    when choice => seq-statements
    when choice => seq-statements
    -- Can have any no. of statements
    when other => seq-statements
end case;
```

1. The statement null is a sequential statement that does not cause any action to take place and execution continues with the next statement.

3.8 Loop statement

1. A loop statement is used to iterate through a set of sequential statements.
2. The syntax of a loop statement is
[loop-label:] iteration-scheme that has the form for identifier in range.

3.9 Exit statement

1. The exit statement is a sequential statement that can be used only inside a loop.
2. It causes execution to jump out of the innermost loop or the loop whose label is specified.

The syntax for an exit statement is

exit [loop-label] [when condition]:

3.10 Next statement

1. The next statement is also a sequential statement that can be used only inside a loop.
2. The syntax is the same as that for the exit statement except that the keyword next replaces the keyword exit.

The syntax for Next statement
next [loop-label] [when condition];

3.11 Assertion Statement

1. ~~Ass~~ Assertion statements are useful in modeling constraints of an entity.

The syntax is


assert boolean-expression
[report string-expression]
[severity expression];

3.12 More on Signal Assignment Statement


1. Signal assignment statement used inside a process that illustrated the delta delay model.
2. Aside from the delta delay model, there are two other types of delay models that can be used with signal assignments, inertial and transport.

3.12.1 Inertial Delay Model:-

1. In this delay model the delays often found in switching circuits.
2. It represents the time for which an input value must be stable before the value is allowed to propagate to the output.



1. Transport delay models the delays in hardware that do not exhibit any inertial delay
2. This delay represents pure propagation delay, that is any changes on an input is transported to the output, no matter how small, after the specified delay.



3.12.3 Creating Signal waveforms

1. In all examples of signal assignment statements that we have seen so far, we have always assigned a single value to a signal; this need not be so.

$\text{Phase1} \leftarrow '0', '1' \text{ after } 8\text{ns}, '0' \text{ after } 13\text{ns}, '1' \text{ after } 18\text{ns};$

3.12.4 Signal drivers

50ns;

1. The driver of a signal holds its current value and all its future values as a sequence of one or more transactions, where each transaction identifies the value to appear on the signal along with the time at which the value is to appear.

Program
begin

$\text{Rout} \leftarrow 3 \text{ after } 5\text{ns}, 21 \text{ after } 10\text{ns}, 14 \text{ after } 17\text{ns};$

end program;

- 3.13 Other Sequential Statements:-
1. There are two other forms of sequential statements.

- (i) Procedure Call Statement
- (ii) Return statement.

3.14 Multiple processes:-

1. A process statement is a concurrent statement, it is possible to have more than one process within an architecture body.
2. This makes it possible to capture the behaviour of interfacing processes.

