

B.Tech III Year II Semester (R15) Supplementary Examinations December/January 2018/19

VLSI DESIGN

(Electronics and Communication Engineering)

Time: 3 hours

Max. Marks: 70

PART – A

(Compulsory Question)

1 Answer the following: (10 X 02 = 20 Marks)

- (a) Differentiate between PMOS and NMOS transistors.
- (b) Write the basic DC equations of a MOS transistor design in cutoff, saturation and linear region.
- (c) Find the sheet resistance of a material, given the resistivity $\rho = 21\Omega\text{m}$ and the thickness is 3m.
- (d) Give some limitations of scaling.
- (e) Define the terms placement of scaling.
- (f) Give comparison of clock routing and power routing.
- (g) What is the use of a comparator? Draw the simple comparator circuit?
- (h) Differentiate between standard cells and gate arrays.
- (i) Define the terms synthesis and simulation.
- (j) Why do we need "Design for testability" in a VLSI design?

PART – B

(Answer all five units, 5 X 10 = 50 Marks)

UNIT – I

2 Explain in detail about the steps involved in SOI technology fabrication process with essential diagrams.

OR

3 Design a CMOS inverter circuit and explain about its various regions of operation in detail with the necessary diagrams.

UNIT – II

4 With necessary equations, explain in detail about simple capacitive model and flat band capacitance model.

OR

- 5 (a) Discuss about VLSI design flow.
- (b) Write short notes on stick diagram and layout diagram.

UNIT – III6 With a detailed step by step process, design and draw the OR-AND-INVERT form complex gates in CMOS logic for the output expression $Y = ((A + B). (C + D))$.**OR**

7 List out the types of routing in a CMOS physical design. And give a detailed note on each one of them.

UNIT – IV

8 Draw the truth table for a carry look ahead adder. With the help of K-map reduce the equation and draw the logical circuit diagram for the obtained equation.

OR

9 Discuss about design approach of Full custom and Semi-custom devices.

UNIT – V

10 Write a short note on the following tools:

- (a) Design capture tools.
- (b) Design verification tools.

OR

11 Explain in detail about Fault modeling and simulation with the necessary example circuits.