

www.FirstRanker.com

www.FirstRanker.com

R13

Code No: 114AF

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD B.Tech II Year II Semester Examinations, May-2015 DIGITAL DESIGN USING VERILOG HDL

(Electronics and Communication Engineering)

Max. Marks: 75 Time: 3 Hours

Note: This question paper contains two parts A and B.

Part A is compulsory which carries 25 marks. Answer all questions in Part A. Part B consists of 5 Units. Answer any one full question from each unit. Each question carries 10 marks and may have a, b, c as sub questions.

PART- A

		(25 Marks)
1.a) b) c) d) e) f) g)	Write difference between tasks and functions. Illustrate with an example Array of Instances of Primitives. What are Tristate gates? Mention data types used in Verilog HDL. Write any two sequential models can be used. Write about bidirectional gates. What are parallel blocks? What are time delays with switch primitives?	[2M] [3M] [2M] [3M] [2M] [3M] [2M] [3M] [2M]
i) j)	Draw the diagram of NAND gate using CMOS switches. Write Verilog code using Case statement.	[3M]
37	PART-B	(50 Marks)
2.	Explain the following "lexical conventions" with examples. a) White space b) strengths c) Operators OR	[3+3+4]
3.a) b)	Write a short notes on concurrency and functional verification. Explain port Declaration with an example using Verilog code.	[5+5]
4.a) b)	Classify and explain strengths and contention resolution. Write Verilog code for 1 to 4 demultiplexer module by using 2 to 4 demultiplexer.	lecoder? [5+5]
	OR	
5.a) b)	Write Verilog module for a positive edge triggered flip flop with test Explain how the ALWAYS statements are used in Verilog.	bencii. [5+5]
6.a)	Design Verilog module Event construct for a serial data receive a for the same.	
b)	Design a counter module and test bench to illustrate the use of WAIT	[5+5]

OR



www.FirstRanker.com

www.FirstRanker.com

7.a)	Describe procedural continuous assignment statements assign, de assig and release.	n, force
b)	Explain the compiles directives in detail.	[5+5]
8.a)	Design CMOS switch of parallel combination.	
b)	Explain and specify blocks of Path Delay Modeling.	[5+5]
	OR	
9.a)	Write the code for CMOS switch of parallel combination.	
b)	Briefly explain combinational and sequential UDPs in Verilog.	[5+5]
10.a)	Write the verilog code for basic functional unit of a dynamic shift register.	
b)	Write a short note on Design verification.	[5+5]
	OR	
H.a)	Briefly explain any one method used for sequential circuit testing.	
b)		[5+5]

---00O00---