

	Code No: 115EB JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY H	R13  YDERABAD
	B. Tech III Year I Semester Examinations, November/Decemb LINEAR AND DIGITAL IC APPLICATIONS	er - 2016
	(Common to ECE, ETM)	
**** <b>.</b>	Time: 3 hours	Max. Marks: 75
***	Note: This question paper contains two parts A and B.	
	Part A is compulsory which carries 25 marks. Answer all questions consists of 5 Units. Answer any one full question from each unit. Ea 10 marks and may have a, b, c as sub questions.	s in Part A. Part B ch question carries
	PART - A	(25 Marks)
	1.a) Define unity gain band width of an op-amp.	[2]
e e	(b) Define slew rate. What causes it?	[3]
	c)What is switched capacitor filter? d)Draw the circuit diagram of AM detector using PLL.	[2]   :[3]
.I	e) Which type of ADC is the fastest? Why?	
	f) An 8 bit DAC has a resolution of 20mv/bit. What is analog output vol	[2] tage? [3]
	g) Mention any two applications of multiplier IC.	[2]
	h) Realize EX-OR gate with CMOS circuit.	[3]
*	i): :Write the difference between static and dynamic RAM's.	;::; ;··[2]
	j) Draw the block diagram of 3-bit ring counter.	[3]
	PART - B	•
		(50 Marks)
	2. With neat circuit diagram explain the operation of Schmitt trigger:	[10]
	3.a) An IC op-amp 741 used as an inverting amplifier with a gain of 100.	
	vs frequency characteristic is that up to 12 kHz. Find the maximum p	eak to peak input
	signal that can be feed without causing any distortion to the output.  b) Pray, and explain the output waveform of the ideal invertor circuit.	giban the innut in
	b) Draw and explain the output waveform of the ideal inverter circuit	when the input is ;; ;: [5+5]
	square wave.	
	4. Explain the operation of mono stable multi vibrator using 555 timers expression of time delay of mono stable multi vibrator with 555 timers	
	OR  5 a) From the given component values find the free running frequency	Control voltage
	5.a) From the given component values find the free running frequency. Vc=10.9v, Vc=12v, R1=4.7k and C1=1.1Nf:	: :: *
	b) Design a narrow band bandpass filter using op-amp. The resonant frequency	uency is 100HZ
	and Q=2. Assume c=0.1Uf.	[5+5]
		[5,5]
	6. Draw the schematic block diagram of dual slop A/D converter and exp	lain its
:	operation. Derive expression for its output voltage	[10]
	OR HIS	*****
	7.a) What are the limitations of weighted resistor type D/A converter?	
	b) What do you mean by quantization error in an A/D converter?	[5+5]



## www.FirstRanker.com

## www.FirstRanker.com

	9. Draw 10.a) Desig	the basic DTL gn a 4 to 16 deco	gate and explain oder using two 74 ring Boolean exp	OR its operation. ×138 IC's. ression using 742 OR	A decimal forexce ×151 IC-F(z)=AE e operations of SE	[10] B+BC+ÄC [5+5]	
	AC	AC	FE		AC	FILE	
	, PEG		00	OO00	AC	FE	
	17. 177 17. 18. 11						
	HE		ĦÜ				
en. Iga	AG	FIG				řij.	
			AU			FIG	
			AC	HÜ		#G	