

	DA DA DA DA DA
AG	Code No: 124DT JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD B. Tech II Year II Semester Examinations, May - 2017 SWITCHING THEORY AND LOGIC DESIGN (Electrical and Electronics Engineering) Max. Marks: 75
AG	Note: This question paper contains two parts A and B. Part A is compulsory which carries 25 marks. Answer all questions in Part A. Part B consists of 5 Units. Answer any one full question from each unit. Each question carries 10 marks and may have a, b, c as sub questions. PART A (25 Marks) 1.a) AB+A'C+BC = AB+A'C represents which theorem. [2] b) How do you obtain dual of an expression? [3] c) What are don't cares? [2] d) Explain the wired logic. [3] e) Compare latch and flip flop. [2] f) Explain the timing considerations of sequential circuits. g) What are the drawbacks of ripple counters? [3] h) Explain about state diagram. [3] i) List the capabilities of finite state machine. [2] j) Explain about ASM chart.
AG	2.a) Convert the given Gray code number to equivalent binary 00100101 1110010. b) Convert (A0F9.0EBA98.0DC) ₁₆ to decimal, binary, octal. [5+5]
AG.	OR 3.a) Simplify the following Boolean expressions using the Boolean theorems. (i) (A+B+C) (B'+C) + (A+D) (A'+C) (ii) (A+B) (A+B') (A'+B) b) Why a NAND and NOR gates are known as universal gates? Simulate all the basic Gates. △
AG	5. With the help of Logic diagram and Truth Table, discuss 8×1 Multiplexer and then realize $f(x, y, \bar{z}) = \sum m(1, 2, 4, 7)$ using 8×1 MUX as well as using 4×1 MUX. [10]
AG	AG AG AG AG AG

www.FirstRanker.com



A Committee	y Sameta	The State of	3 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -					
AG	 6.a) Explain the operation JK master slave flip flop. Explain its truth table. b) Explain the realization of SR flip-flop, JK flip-flop using D flip-flop. [5+5] 7.a) Realize D-FF and T-FF using JK-FF. Draw the logic diagrams with their truth tables. b) Deduce the design procedure for sequential logic circuits and give the classification of sequential logic circuits. [5+5] 							
AG	b) Design a diagrams 9.a) Design a		bit ring counter OR	using D-flip flop			. /-	
AG	b) Explain table. 11.a) Different	the capabilities the procedure for the procedure	or state minimiz OR ASM chart and a	ation_using_mer	ger graph and r	merger 5+5] 5+5]	1	
AG	AG	AG	00000	AG	AG	AG		
AG	AG	AG	AG	AG	AG	AG	_	
AG	AG	AG	AG	AG	AG	AG	1	
AG	AG	AG	AG	AG	AG	AG	<u> </u>	