www.FirstRanker.com

www.FirstRanker.com

R13 Code No: 126EN JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD B. Tech III Year II Semester Examinations, May - 2017 VLSI DESIGN (Common to ECE, ETM) Max. Marks: 75 Time: 3 hours Note: This question paper contains two parts A and B. Part A is compulsory which carries 25 marks. Answer all questions in Part A. Part B consists of 5 Units. Answer any one full question from each unit. Each question carries 10 marks and may have a, b, c as sub questions. 25 Marks) What are the advantages of BiCMOS process compare with the CMOS. [2] 1.a) List the fabrication procedures for IC Technologies. [3] b) [2] Draw the VLSI Design Flow. c) Draw the stick diagram for two inputs NOR gate. [3] d) [2] What is switch logic? c) What are the issues involved in driving large capacitive loads in VLSI circuits. [3] f) Design a 2-bit Parity generator. [2] g) [3] What is Booth's algorithm? h) Write the Comparison between FPGA and CPLD. [2] (i What type of faults can be reduced by improving layout design? [3] j) Discuss the Basic Electrical Properties of MOS and BiCMOS Circuits. 2.a) Derive the expression for estimation of Pull-Up to Pull-Down ratio of an n-MOS b) inverter driven by another n-MOS inverter. [5+5] Derive the relationship between Ids/and Vds 3.a) Derive the expression for transfer characteristics of CMOS Inverted b) Explain in detail about the scaling concept in VLSI circuit Design. 4.a) Draw the Layout Diagrams for NAND Gate using nMOS. [5+5] b) Explain λ-based Design Rules in VLSI circuit Design. 5.a) Draw the Layout Diagrams for CMOS Inverter. b) Explain the following: a) Fan-in b) Fan-out [10] c) Choice of layers. OR Describe the following: a) Pseudo-nMOS Logic

b) Domino Logic.

www.FirstRanker.com

www.FirstRanker.com

