

**R16** 

## Code No: 135AY

## JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD B. Tech III Year I Semester Examinations, May/June - 2019 LINEAR AND DIGITAL IC APPLICATIONS

(Common to ECE, EIE)

Time: 3 hours Max. Marks: 75

**Note:** This question paper contains two parts A and B.

Part A is compulsory which carries 25 marks. Answer all questions in Part A. Part B consists of 5 Units. Answer any one full question from each unit. Each question carries 10 marks and may have a, b, c as sub questions.

## PART - A

(25 Marks) Define CMRR. [2] 1.a) What are the applications of Schmitt Trigger? b) [3] c) What is All pass filter? [2] Draw the functional block diagram of IC 555 timer. d) [3] Which is the fastest ADC and Why? [2] e) Define Resolution. Give its importance in data converters. f) [3] What is the function of magnitude comparator? g) [2] Define Noise Margin and fan out. [3] h) i) Write the specifications of counter ICs. [2] What are the difference between static and dynamic RAM. <u>i</u>) [3] PART - B **(50 Marks)** With a neat circuit diagram explain the operation of Schmitt trigger. 2.a) Draw the internal architecture of IC 723 voltage regulator and explain. b) [5+5]Explain the working of practical and ideal differentiator. 3.a) Design an op-amp differentiator circuit that varies in frequency from 10Hz to about b) [5+5]4.a) With a neat diagram explain about triangular wave generator and derive the frequency of oscillation. Draw the block diagram of PLL and explain in detail. [5+5]b) Explain the operation of monostable 555 timer and derive the expression for the period 5.a) of pulse generated by the timer. Find the free running frequency if control voltage V<sub>c</sub>=10.9V, V<sub>cc</sub>=12V, R<sub>1=</sub>4.6K and b) C=1.1Nf.[7+3]



[5+5]

## www.FirstRanker.com

6.a)	With the help of neat diagram explain the operation of R-2R D	OAC. Also discuss the
	disadvantages of Weighted Resistor DAC.	
b)	Discuss the specifications of ADCs.	[5+5]

OR

- 7.a) With the help of neat diagram explain the operation of Dual slope ADC. What are the disadvantages of parallel comparator type ADC.
  - b) Calculate the number of bits required to represent a full scale voltage of 10V with a resolution of 5mV approximately. [5+5]
- 8.a) Draw and explain the working of two input TTL NAND gate and list advantages of totem Pole output stage.
  - totem Pole output stage.
    b) Design 16×1 multiplexer using 4×1 multiplexer. [5+5]

OF

- 9.a) Draw logic level diagram of demultiplexer and then explain the same.
  - b) Design a Priority encoder circuit and which 74XX series IC is used for it. [5+5]
- 10.a) Realize D-flip flop using SR flip flop.
  - b) Design a 3-bit synchronous counter using D-flip flop.

)R

- 11.a) Design and implement FIFO shift register using ICs.
  - b) Illustrate the architecture of SRAM and then explain the same. [5+5]

---ooQoo---