

www.FirstRanker.com

www.FirstRanker.com

SET - 1 **R16** Code No: R1621042 II B. Tech I Semester Supplementary Examinations, May - 2018 SWITCHING THEORY AND LOGIC DESIGN (Com to ECE, EIE and ECC) Time: 3 hours Max. Marks: 70 Note: 1. Question Paper consists of two parts (Part-A and Part-B) 2. Answer ALL the question in Part-A 3. Answer any FOUR Questions from Part-B PART -A 1. Subtract 27810 from 49510 using the excess-3 subtractor. (3M) a) (3M) b) Obtain complement and dual for the given expression (AB+BC+AC) (EF) (2M) c) Design full adder using two half adders d) (2M)Explain basic structure of PLA (2M) e) Convert JK Flip Flop to T Flip Flop f) (2M) Brief about Finite State Machine PART -B The message below has been coded in the 7 bit Hamming code and transmitted 2. (7M)a) through noisy channel. Decode the message assuming that at most a single error has occurred in each code word 1001001, 0111001, 1110110, and 0011011. b) Generate Hamming code for a 4-bit Excess-3 message to detect and correct (7M) single bit errors. 3. a) (7M) Implement the following function using only NOR gates F=a. (b+c.d) + (b. c). Implement the following function using only NAND gates G=(a + b).(c. d + e)b) (7M) 4. (7M) a) Design a full-adder with two half-adders and basic gates. Convert Excess-3 code to BCD using Full adder circuits. b) (7M) Implement f (A,B,C,D) = $\Sigma(0,1,3,5,6,8,9,11,12,13)$ using PAL and explain its 5. a) (7M) procedure. Write the merits and demerits of PROM. b) (7M) Draw the circuit diagram of J-K flip flop with NAND gates with positive edge 6. a) (7M) triggering and explain its operation with the help of truth table. How race around condition is eliminated. b) Realize D-latch using R-S latch. How it is different from D-flip flop. Draw the (7M) circuit using NAND gates and explain.

1 of 2



www.FirstRanker.com

www.FirstRanker.com

(7M)

Code No: R1621042	R16	SET - 1

7. a) Convert the following Mealy machine into a corresponding Moore machine: (7M)

Γ	\mathbf{PS}	NS,Z	
		X=0	X=1
Γ	А	$^{\rm C,0}$	В,0
Γ	В	A,1	$^{\rm D,0}$
Γ	С	B,1	A,1
	D	D,1	$^{\rm C,0}$

b) Design the circuit for the above table using RS flipflops.

www.FirstRanker.com