

www.FirstRanker.com

www.FirstRanker.com

Code No: R21054





## II B. Tech I Semester Supplementary Examinations, Jan - 2015 DIGITAL LOGIC DESIGN

(Com. to CSE, IT)

Time: 3 hours

Max. Marks: 75

## Answer any **FIVE** Questions All Questions carry **Equal** Marks

- a) Convert the given gray code number to equivalent binary 1001001011110010.
   b) Convert (A0F9.0EB)<sub>16</sub> to decimal, binary, octal.
- 2. a) What is meant by 'min-term' and 'max-term'? Write the procedure to obtain the canonical SOP form of a given logic functions.
  - b) Express the following functions in sum of min-terms and product of max-terms. i) (xy+z) (y+xz) ii) B'D+A'D+BD
- 3. Obtain the minimal SOP expression for the switching function using k-map.  $Y = \sum m(1,5,7,13,14,15,17,18,21,22,25,29) + \sum d(6,9,19,23,30)$ Draw and explain the logic diagram
- 4. a) Draw the schematic diagram and truth table for half adder. Explain the design approach for half adder using universal gates. Draw the logic diagrams with relevant expressions.
  - b) Design, draw and explain a 4-bit binary carry look ahead adder.
- 5. a) Describe the operations performed by the following logic circuits with an example i) Comparator ii) Decoder iii) Encoder
  - b) Explain the operation of a 3-to-8 decoder 74LS138. Realize 4-to-16 decoder using two 3-to-8 decoders.
- 6. a) Using PLA logic, implement a BCD to excess-3 code converter. Draw and explain its truth table and logic diagram.
  - b) Explain in brief, about logic construction of 32x4 ROM. Draw and explain the relevant logic diagram.
- 7. a) What is meant by 'edge triggered'? Differentiate SR-FF and JK-FF with their functional operation and excitation tables.
  - b) Draw and explain the circuit diagram of positive edge triggered J-K flip-flop using NOR gates with its truth table. How race around conditions are eliminated?
- 8. a) Discuss about synchronous and ripple counters. Compare their merits and demerits.
  - b) What do you mean by universal shift register? Draw and explain its circuit diagram and operation.

1 of 1



www.FirstRanker.com

www.FirstRanker.com

Code No: R21054





Max. Marks: 75

II B. Tech I Semester Supplementary Examinations, Jan - 2015 DIGITAL LOGIC DESIGN

(Com. to CSE, IT)

Time: 3 hours

Answer any **FIVE** Questions All Questions carry **Equal** Marks

1. a) Solve for x

i)  $(367)_8=(x)_2$  ii)  $(378.93)_{10}=(x)_8$  iii)  $(B9F.AE)_{16}=(x)_8$  iv)  $(16)_{10}=(100)_x$ b) Convert  $(163.875)_{10}$  to binary, octal, hexadecimal.

- a) What are universal gates? Realize AND, OR, NOT, XOR gates using universal gates.
  b) Obtain the canonical SOP form of the following functions.
  i) Y(A,B) = A+B ii) Y(A,B,C,D) = AB+ACD
- 3. a) Simplify the expression Y=∑ m(7,9,10,11,12,13,14,15) using the k-map method.
  b) Simplify the following Boolean function, F(A,B,C,D)=∑ m(1,3,7,11,15) + ∑ d(0,2,5)
- 4. a) Draw the schematic diagram and truth table for full adder. Explain the design approach for full adder using universal gates. Draw the relevant logic diagrams with necessary expressions.
  - b) Draw and explain the operation of 2's complement adder-subtractor
- 5. a) Explain the differences between a MUX and a DEMUX. Realize 16-input multiplexer by cascading of two 8-input multiplexers.
  - b) Realize the function  $f(A,B,C,D) = \pi(1,4,6,10,14) + d(0,8,11,15)$  using i) 16:1 MUX ii) 8:1 MUX
- a) Tabulate the PLA programming table for the following Boolean functions. F<sub>1</sub>(x,y,z)= ∑ m(0,2,3,7) F<sub>2</sub> (x,y,z)= ∑ m(1,3,4,6) F<sub>3</sub> (x,y,z)= ∑ m(1,4) Draw and explain the relevant logic diagram. (8M)
  - b) Design, draw and explain  $128 \times 8$  ROM using  $32 \times 8$  ROM.
- 7. a) Realize D-FF and T-FF using JK-FF. Draw the logic diagrams with their truth tables.b) Deduce the design procedure for sequential logic circuits and give the classification of sequential logic circuits.
- 8. a) Design, draw and explain a synchronous MOD-12 down-counter using j-k flip-flop.
  - b) Design, draw and explain a 4-bit ring counter using D- flip flops with relevant timing diagrams.

1 of 1



www.FirstRanker.com

www.FirstRanker.com

Co	ode No: R21054	<b>(R10)</b>	$\left( \text{SET} - 3 \right)$
	II B. Tech	I Semester Supplementary Examinations, Jan DIGITAL LOGIC DESIGN (Com. to CSE, IT)	- 2015
Tiı	me: 3 hours	(Coll. to CSL, 11)	Max. Marks: 75
		Answer any <b>FIVE</b> Questions All Questions carry <b>Equal</b> Marks	
1.		ii) $(21.625)_{10} = (x)_8$ iii) $(BC.2)_{16} = (x)_8$ Digits 0-9 in BCD, 2421, 8421 and Excess-3.	iv) (33) <sub>10</sub> = (201) <sub>x</sub>
2.	<ul> <li>a) Prove the following H</li> <li>i) AB+A'C = (A+C)(</li> <li>b) Simplify the following</li> <li>i) ABC+AB'+ABC'</li> </ul>	(A'+B)    ii) AB+A'C+BC = AB+A'C	
3.		on Y= $\pi$ (7, 9, 10, 11, 12, 13, 14, 15) using the k ton Y= m <sub>1</sub> + m <sub>5</sub> +m <sub>10</sub> +m <sub>11</sub> +m <sub>12</sub> +m <sub>13</sub> +m <sub>15</sub> using t	-
4.	full-subtractor with expressions.	natic and truth table for full-subtractor. Explain t two half-subtractors. Draw the relevant logic d e operation of carry look ahead adder.	
5.	a) Implement full adder b) Implement 64 x 1 mu	with 4 to 1 multiplexer. Iltiplexer with four 16 x 1 and one 4 x 1 multiple	xer.
6.	Draw the relevant log b) A ROM chip of 4,09	$6 \times 8$ bits has two chip select inputs and operate sins are needed for the integrated circuit package	s from a 5-volt power
7.	examples.	ial logic circuits and clocked sequential logic universal logic gates. Draw and explain the logi	
8.	• •	olain the 4-bit universal shift register. lel-in serial-out shift register with logic diag 1 of 1	ram. Give the design



Code No: R21054

www.FirstRanker.com

**R10** 

www.FirstRanker.com

SET - 4

II B. Tech I Semester Supplementary Examinations, Jan - 2015 DIGITAL LOGIC DESIGN			
Ti	(Com. to CSE, IT) me: 3 hours Max. Marks: 75		
	Answer any <b>FIVE</b> Questions All Questions carry <b>Equal</b> Marks		
1.	<ul><li>a) Covert (105.15<sub>10</sub>) to binary, octal, hexadecimal.</li><li>b) What is hamming code? How is the hamming code word tested and corrected.</li></ul>		
2.	<ul> <li>a) Simplify the following Boolean expressions using the Boolean theorems.</li> <li>i) (A+B+C) (B'+C) + (A+D) (A'+C) ii) (A+B) (A+B') (A'+B)</li> <li>b) Why NAND and NOR gates are known as universal gates? Simulate all the gates.</li> </ul>		
3.	<ul> <li>a) Simplify Y = ∑ m(3,6,7,8,10,12,14,17,19,20,21,24,25,27,28) using K-map method.</li> <li>b) Obtain i) minimal SOP and ii) minimal POS expressions for the following function. F(A,B,C,D)= ∑ m(0,1,5,8,9,10)</li> </ul>		
4.	<ul><li>a) Present the steps involved in the design procedure of a combinational circuit. Consider a suitable example.</li><li>b) Design, draw and explain the operation of ripple adder.</li></ul>		
5.	<ul> <li>a) Explain the differences between a MUX and a DEMUX. Realize 16-input multiplexer by cascading of two 8-input multiplexers 74151.</li> <li>b) Realize the function f(A,B,C,D) = ∑m(1,2,5,8,10,14) + d(6,7,15) using i) 16:1 MUX ii) 8:1 MUX.</li> </ul>		
6.	a) Give the logic implementation of a 32×4 bit ROM using decoder of suitable size. b) Implement the following Boolean function with PLA $F(A,B,C) = \sum m(1,5,6,7)$		
7.	<ul><li>a) Explain the operation R-S master slave flip flop. Explain its truth table</li><li>b) Explain about the realization of SR flip-flop, JK flip-flop using D flip-flop.</li></ul>		
8.	<ul><li>a) Design, draw and explain a modulo -12 up synchronous counter using T- flip flops.</li><li>b) Draw and explain the logic diagram for a 4-bit binary ripple down counter using positive edge triggered flip-flops.</li></ul>		

1 of 1

www.FirstRanker.com