

Set No. 1

Set No. 2

Set No. 3

III B.Tech I Semester Supplementary Examinations, June/July - 2015

COMPUTER ARCHITECTURE & ORGANIZATION

(Comm to ECE and EIE)

Time: 3 hours

Max. Marks: 75

Answer any FIVE Questions

All Questions carry equal marks

- 1 a) Draw the diagram of the single Bus Organization of the data path inside a processor [7]
b) Describe the connections between the processor and memory with a Neat structure diagram [8]
- 2 a) How can memory access be made faster in a pipelined operation? Which hazards can be reduced by faster memory access? [10]
b) Give the control sequence for the instruction ADD R4,R5,R6 [5]
- 3 a) Explain the Organization of the control unit to allow conditional branching in the microprogram. [8]
b) What is hard wired control? How is it different from micro programmed control? [7]
- 4 Draw and explain the flowchart for division of two binary numbers using non-Restoring algorithm. Take the case of 8 divided by 5. [15]
- 5 a) Explain various mapping techniques associated with cache memories. [10]
b) What are the different secondary storage devices? Elaborate on any one of the devices. [5]
- 6 Explain the working of PCI interface. [15]
- 7 What is cache coherence problem? Explain the approaches to maintain consistent multi cache copies. [15]
- 8 a) With a neat diagram explain the internal organization of a processor. [8]
b) What is arbitration? Briefly explain about dynamic arbitration algorithms. [7]

-000-

Set No. 4

Answer any FIVE Questions
All Questions carry equal marks
