www.FirstRanker.com

Code No: R1621042

## R16



II B. Tech I Semester Regular/Supplementary Examinations, October/November - 2018 SWITCHING THEORY AND LOGIC DESIGN
(Com to ECE, EIE and ECC)
Time: 3 hours
Max. Marks: 70
Note: 1. Question Paper consists of two parts (Part-A and Part-B)
2. Answer ALL the question in Part-A
3. Answer any FOUR Questions from Part-B

## PART -A

1. a) Convert the following numbers with the given radix to decimal.
i. $61_{7}$
ii. $A 1_{16}$
b) Prove that NAND gates are universal gates.
c) Define Decoder? List out the applications of it?
d) Draw the basic architecture of a PAL?
e) Give the Excitation table for J-K Flip-flop
f) Compare Melay and Moore models

## PART -B

2. a) Perform the subtraction using 1's complement and 2's complement methods.
(i) 11010 - 10011
(ii) $11000-1011$
(iii)111-110000
b) A 7 bit Hamming code is received as 1110101.Is there any error? If yes, locate
the position of the error bit. Parity checks are created by odd parity.
3. a) Reduce the following function using k-map technique
$F(A, B, C, D)=\Pi M(1,2,3,5,6,7,8,9,12,13)$.
b) Design a combinational circuit that converts four bit binary number into gray code
4. a) Perform the realization of full subtractor and full adder using decoders and logic gates
b) Realize the function $\mathrm{f}(\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D})=\sum(1,2,5,6,7,8,10,14,15)$ using
i) 8:1 MUX
ii) $4: 1$ MUX
5. a) Discuss how PROM, EPROM and EEPROM technologies differ from each other.
b) Realize the following four Boolean functions using PAL.
$\mathrm{F} 1(\mathrm{w}, \mathrm{x}, \mathrm{y}, \mathrm{z})=\sum \mathrm{m}(1,2,3,7,9,11)$
$\mathrm{F} 2(\mathrm{w}, \mathrm{x}, \mathrm{y}, \mathrm{z})=\sum \mathrm{m}(0,1,2,3,10,12,14)$
$\mathrm{F} 3(\mathrm{w}, \mathrm{x}, \mathrm{y}, \mathrm{z})=\sum \mathrm{m}(4,5,6,7,9,15)$
$\mathrm{F} 4(\mathrm{w}, \mathrm{x}, \mathrm{y}, \mathrm{z})=\sum \mathrm{m}(1,2,3,10,13,15)$
6. a) Convert T flip-flop into D and JK flip-flops
b) Design a mod-12 Ripple counter using T flip flops and explain its operation.
7. a) Draw the diagram of Mealy type FSM for serial adder.
b) Find the equivalence partition and a corresponding reduced machine in a standard form for a given machine.

| $\mathbf{P S}$ | $\mathbf{N S}, \mathbf{Z}$ |  |
| :--- | :--- | :--- |
|  | $\mathbf{X}=\mathbf{0}$ | $\mathbf{X}=\mathbf{1}$ |
| $\mathbf{A}$ | $\mathbf{C}, \mathbf{1}$ | $\mathbf{E}, \mathbf{1}$ |
| $\mathbf{B}$ | $\mathbf{A , 0}$ | $\mathbf{D}, \mathbf{1}$ |
| $\mathbf{C}$ | $\mathbf{E}, \mathbf{0}$ | $\mathbf{D}, \mathbf{1}$ |
| $\mathbf{D}$ | $\mathbf{F}, \mathbf{1}$ | $\mathbf{A}, \mathbf{1}$ |
| $\mathbf{E}$ | $\mathbf{B}, \mathbf{1}$ | $\mathbf{F , 0}$ |
| $\mathbf{F}$ | $\mathbf{B}, \mathbf{1}$ | $\mathbf{C}, \mathbf{1}$ |

SET - 2

# II B. Tech I Semester Regular/Supplementary Examinations, October/November - 2018 SWITCHING THEORY AND LOGIC DESIGN 

(Com to ECE, EIE and ECC)
Time: 3 hours
Max. Marks: 70
Note: 1. Question Paper consists of two parts (Part-A and Part-B)
2. Answer ALL the question in Part-A
3. Answer any FOUR Questions from Part-B

## PART - A

1. a) Convert the following numbers with the given radix to decimal.
i. $61_{8}$
ii. $B 2_{16}$
b) Prove that NOR gates are universal gates.
c) Define Multiplexer?
d) Draw the basic architecture of a PLA?
e) Give the Excitation table for R-S Flip-flop
f) Distinguish between synchronous and asynchronous machines.

## PART -B

2. a) Determine the canonical sum-of-products representation of the following functions
i) $\mathrm{f}(\mathrm{A}, \mathrm{B}, \mathrm{C})=\mathrm{C}+(\bar{A}+\mathrm{B})(\mathrm{A}+\bar{B})$
ii) $\mathrm{f}(\mathrm{A}, \mathrm{B}, \mathrm{C})=\mathrm{A}+(\overline{\bar{A} \bar{B}+\bar{A} \mathrm{C}})$
b) Given the 8 bit data word 01001001 , generate the 12 bit composite word for the hamming code that corrects and detects single error
3. a) Reduce using mapping the following expression and implement the real minimal expression using logic gates.

$$
\mathrm{f}(\mathrm{~A}, \mathrm{~B}, \mathrm{C}, \mathrm{D})=\Pi \mathrm{M}(1,3,5,9,11,14)
$$

b) Using the Quine-McCluskey tabular method, find the minimum sum of products for
$\mathrm{F}(\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D}, \mathrm{E})=\sum \mathrm{m}(1,5,6,7,9,13,14,15,17,18,19,21,22,23,25,29,30)$
4. a) Design a excess-3 adder using 4-bit parallel binary adder and logic gates.
b) Construct a $4 \times 16$ decoder using logic gates and explain its operation with the help of truth table.
5. a) Design a BCD to Excess-3 code converter using a PROM
b) Give the comparison between PROM,PLA and PAL
6. a) Design a SR flip flop using NAND gates. Explain the operation of the SR flip flop with the help of characteristic table and characteristic equation.
b) Explain the operation of 4-bit ring counter with circuit diagram and timing diagrams.
7. a) Write the differences between Mealy and Moore type machines
b) Convert the following Moore machine into a corresponding Mealy Machine

| PS | NS |  | Z |
| :--- | :--- | :--- | :--- |
|  | $\mathrm{X}=0$ | $\mathrm{X}=1$ |  |
| A | D | B | 1 |
| B | A | E | 0 |
| C | A | E | 1 |
| D | C | A | 0 |
| E | F | D | 0 |
| F | F | D | 1 |

Code No: R1621042

## II B. Tech I Semester Regular/Supplementary Examinations, October/November - 2018 SWITCHING THEORY AND LOGIC DESIGN

(Com to ECE, EIE and ECC)
Time: 3 hours
Max. Marks: 70
Note: 1. Question Paper consists of two parts (Part-A and Part-B)
2. Answer ALL the question in Part-A
3. Answer any FOUR Questions from Part-B

## PART -A

1. a) Convert the following numbers with the given radix to decimal.
i. $52_{7} \quad$ ii. $C 2_{16}$
b) Reduce the following Boolean expression using Boolean theorems.
c) Define priority encoder?
d) Realize the two input X-NOR gate using minimum number of NOR gates.
e) Draw the state diagram for S-R \& T Flip-Flop .
f) What is the principal advantage of a PLD?

## PART -B

2. a) Determine the canonical product-of-sûms representation of the following functions
i) $\mathrm{f}(\mathrm{A}, \mathrm{B}, \mathrm{C})=\mathrm{C}(\overline{\bar{A}+\mathrm{B})(\mathrm{A}+\bar{B})}$
ii) $\mathrm{f}(\mathrm{A}, \mathrm{B}, \mathrm{C})=\mathrm{A}(\overline{\bar{A}} \overline{\bar{B}}+\bar{A} \mathrm{C})$
b) Perform the subtraction using, 1's complement and 2's complement methods.
(i) 11010 - 10111
(ii) $11000-1010$
(iii) 1110-110000
3. a) Reduce using mapping the following expression and implement the real minimal expression using logic gates. $\mathrm{f}(\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D})=\Sigma \mathrm{m}(0,2,4,6,7,9,11,14)$
b) Using the Quine-McCluskey tabular method, find the minimum sum of products for
$\mathrm{F}(\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D})=\sum \mathrm{m}(1,5,6,12,13,14)+\sum \mathrm{d}(2,4)$
4. a) Design a BCD adder using 4-bit parallel binary adder and logic gates.
b) Realize the function $\mathrm{f}(\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D})=\sum(1,3,4,6,7,8,10,13,15)$ using
i) 16:1 MUX
ii) 8:1 MUX
5. a) Implement the following Boolean functions using PLA.
$\mathrm{A}(\mathrm{x}, \mathrm{y}, \mathrm{z})=\sum \mathrm{m}(0,1,2,4,6)$
$B(x, y, z)=\sum m(0,2,6,7)$
$C(x, y, z)=\sum m(3,6)$
b) Design a Excess-3 to BCD code converter using a PROM
6. a) Design a SR flip flop using AND gates and NOR gates. Explain the operation of the SR flip flop with the help of characteristic table and characteristic equation
b) Explain the operation of 4-stage twisted ring counter with circuit diagram and timing diagram.
7. a) Draw the diagram of Mealy type FSM for serial adder
b) Convert the following Mealy machine into a corresponding Moore Machine

| PS | $\mathrm{NS}, \mathrm{Z}$ |  |
| :--- | :--- | :--- |
|  | $\mathrm{X}=0$ | $\mathrm{X}=1$ |
| A | $\mathrm{C}, 0$ | $\mathrm{~B}, 0$ |
| B | $\mathrm{A}, 1$ | $\mathrm{D}, 0$ |
| C | $\mathrm{B}, 1$ | $\mathrm{~A}, 1$ |
| D | $\mathrm{D}, 1$ | $\mathrm{C}, 0$ |

Code No: R1621042

## R16



II B. Tech I Semester Regular/Supplementary Examinations, October/November - 2018 SWITCHING THEORY AND LOGIC DESIGN
(Com to ECE, EIE and ECC)
Time: 3 hours
Max. Marks: 70
Note: 1. Question Paper consists of two parts (Part-A and Part-B)
2. Answer ALL the question in Part-A
3. Answer any FOUR Questions from Part-B

## PART - A

1. a) Convert the following numbers with the given radix to decimal.
i. $73_{8}$
ii. $A 4_{16}$
b) Reduce the following Boolean expression using Boolean theorems.
$x y+\bar{y} \bar{z}+w x \bar{z}$
c) Realize Full subtractour using Half subtractors and logic gate
d) Realize the two input X-OR gate using minimum number of NAND gates.
e) Write the characteristic equations for S-R Flip-flop \& T Flip-Flop.
f) What is meant by self correcting counters?.

## PART -B

2. a) How are negative numbers represented? Represent signed numbers from +7 to -8 using different ways of representation.
b) What is a Gray code? Obtain a 4 -bit and 3 -bit gray code from a 2 -bit gray code by reflection. Explain its application in data converters.
3. a) Design a combinational circuit that converts four bit gray number into binary code
b) Simplify the following using tabulation method
$\mathrm{F}(\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D}, \mathrm{E})=\sum \mathrm{m}(0,4,12,16,19,24,27,28,29,31)$.
4. a) Construct the 4 bit parallel adder with look ahead carry generation.
b) Draw the logic diagram of a 3 to 8 line decoder with enable input and explain its operation with the help of truth table.
5. a) Design a BCD to Excess-3 code converter using a PROM
b) What is a PLD? Compare the three combinational PLDs?
6. a) Design a JK flip flop using AND gates and NOR gates. Explain the operation of the JK flip flop with the help of characteristic table and characteristic equation
b) What are the different types of registers? Explain the Parallel Input Serial Output shift register

Code No: R1621042
R16
SET - 4
7. a) What are the Moore and Mealy machines? Compare them.
b) Reduce the number of states in the following state table and tabulate the

| PS | $\mathrm{NS}, \mathrm{Z}$ |  |  |
| :--- | :--- | :--- | :---: |
|  | $\mathrm{X}=0$ | $\mathrm{X}=1$ |  |
| A | $\mathrm{A}, 0$ | $\mathrm{E}, 1$ |  |
| B | $\mathrm{E}, 1$ | $\mathrm{~A}, 0$ |  |
| C | $\mathrm{F}, 1$ | $\mathrm{~B}, 0$ |  |
| D | $\mathrm{B}, 0$ | $\mathrm{~F}, 1$ |  |
| E | $\mathrm{C}, 1$ | $\mathrm{C}, 0$ |  |
| F | $\mathrm{G}, 0$ | $\mathrm{C}, 1$ |  |
| G | $\mathrm{H}, 0$ | $\mathrm{D}, 1$ |  |
| H | $\mathrm{D}, 1$ | $\mathrm{H}, 0$ |  |

