

www.FirstRanker.com

www.FirstRanker.com

SET - 1 **R16** Code No: R1622054 II B. Tech II Semester Regular Examinations, November - 2018 **COMPUTER ORGANIZATION** (Com to CSE, IT, ECC) Time: 3 hours Max. Marks: 70 Note: 1. Question Paper consists of two parts (Part-A and Part-B) 2. Answer ALL the question in Part-A 3. Answer any FOUR Questions from Part-B PART -A 1. a) List the functions of system software? (2M) (3M) b) What is interrupt? How the interrupts are processed? c) Write about the fetch routine in symbolic microinstructions. (2M) d) (3M) Explain in detail about stored program concept (2M) e) List out several of characteristics of multi processors. (2M) f) Define the Inter Process Arbitration. PART -B 2. (7M) a) With the help of a diagram, review about Arithmetic logic shift unit. Describe Selective -Set, Selective - Complement, Selective-Clear and mask (7M) b) operation with an example. 3. (7M) a) Draw and illustrate the instruction cycle state diagram. Represent the decimal number 8620 in (i) BCD; (ii) excess-3 b) (7M) (iii) 2421 code (iv) As a binary number. 4. (7M) a) Arrange the organizations of micro programmed control unit with neat sketch. b) Explain the following with respect to stack organization. (7M) ii) Reverse Polish Notation i) Stack Operations a) Distinguish the following mapping functions (14M) 5. i) Associative mapping. ii) Direct mapping iii) Set Associative mapping Summarize the following secondary storage devices 6. a) (7M) i) Magnetic disk. ii) Magnetic tape. b) Explain how the technique of pegging can be implemented? (7M) 7. a) A two-way set associative cache memory uses blocks of four words. The cache (7M) can accommodate a total of 2048 words from main memory .the main memory size is 128K×32. i) Formulate all pertinent information required to construct the cache memory. ii) What is the size of the cache memory? (7M) b) Write short notes on Arithmetic pipeline

1 of 1