www.FirstRanker.com

# II B. Tech II Semester Supplementary Examinations, November - 2018 <br> SWITCHING THEORY AND LOGIC DESIGN <br> (Electrical and Electronics Engineering) <br> Max. Marks: 70 

Time: 3 hours
Note: 1. Question Paper consists of two parts (Part-A and Part-B)
2. Answer ALL the question in Part-A
3. Answer any FOUR Questions from Part-B

## PART - A

1. a) Write first 20 numbers in base- 6 system?
b) What is duality?
c) Define combinational circuit?
d) What is PAL?
e) List out the application of counters?
f) What is Mealy model?

## PART -B

2. a) convert the following decimal numbers to the indicated base:
i) 7562.45 to Octal
ii) 1938.257 to hexadecimal
iii) 175.175 to binary
b) Construct Hamming code for BCD 0110. Use even parity.
3. a) Minimization of function $f$ using K-map
$\mathrm{f}(\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D})=\sum(0,2,3,4,6,7,8,10)+\mathrm{d}(12,13,14,15$
b) Minimize the given 5 variable function using QM Tabular Method
$\mathrm{f}=\Sigma(2,4,9,10,11,12,19,20,21,22,23,24,25,26,29,31)$.
4. a) Draw and explain about BCD adder circuit Excess3 adder circuit
b) Explain in detail about4-bit digital comparator
5. a) Implement $\mathrm{f}(\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D})=\sum(0,1,3,5,6,8,9,11,12,13)$ using PROM and explain its procedure
b) Design and implement Full adder with PLA
6. a) With the aid of external logic, convert D type flip-flop to a T flip-flop
b) Explain about decade ripple counter

Code No: R1622023
R16
SET - 1
7. a) For the state diagram shown in below fig, design using J-K Flip-flop

b) Design a sequence detector circuit to detect a serial input sequence of 1010.it
(7M) should produce an output 1 when the input pattern has been detected.

