Code No: R22023 (R10) (SET - 1)

## II B. Tech II Semester Supplementary Examinations, April/May-2017 SWITCHING THEORY AND LOGIC DESIGN

(Com. to EEE, ECE, ECC, BME, EIE)

Time: 3 hours  Max. Marks: 75  Answer any FIVE Questions All Questions carry Equal Marks				
c)	Write first 20 numbers in radix-6	(5M)		
2. a)	The message below has been coded in Hamming code. Decode the message for single error detection code (message = 4 bits).1001001 0111001 1110110 0011011.	(8M)		
b)		(7M)		
3. a) b)	Difference between K map and Tubular method Minimize the given 5 variable function using QM Tabular Method $f = \Sigma$ (2, 4, 9, 10, 11, 12, 19, 20, 21, 22, 23, 24, 25, 26, 29, 31).	(5M) (10M)		
4. a) b)	Design4 bit adder-subtractor circuit and explain in detail. Explain about look-a-head adder circuit.	(8M) (7M)		
5. a)	Design a 5 to 32 line decoder using 3 to 8 line decode, active low outputs with 2 active low and one active high enable Implement $f(A,B,C,D) = \Sigma(0,1,3,5,6,8,9,11,12,13)$ using 8:1 MUX	(8M) (7M)		
6. a) b)	Write the difference between PLA, PAL. Implement $f(A,B,C,D) = \sum (0,1,4,5,6,7,9,10,12,13,15)$ using PAL and explain its procedure	(5M) (10M)		
7. a) b)	What is a master slave flip flop? Design a clocked master slave JK flip flop. Design a synchronous modulo-12 counter using NAND gates and JK flip flops.	(8M) (7M)		
8. a) b)	Write the difference between moor and mealy machine Reduce the number of states in the following state table and tabulate the reduced state table	(4M) (11M)		

DC	$NS_1Z$	
PS	x=0	x=1
A	D, 0	H, 1
В	F, 1	C, 1
С	D, 0	F, 1
D	C, 0	E, 1
Е	C, 1	D, 1
F	D, 1	D, 1
G	D, 1	C, 1
Н	B, 1	A, 1

1 of 1