

www.FirstRanker.com

www.FirstRanker.com

Code No: RT22054





II B. Tech II Semester Supplementary Examinations, April-2018 COMPUTER ORGANIZATION

Time: 3 hours

(Com. to CSE, ECC)

Max. Marks: 70

Note: 1. Question Paper consists of two parts (**Part-A** and **Part-B**) 2. Answer **ALL** the question in **Part-A**

3. Answer any **THREE** Questions from **Part-B**

PART –A

1.	a)	Convert the (246) ₇ to decimal	(4M)
	b)	List the phases of instruction cycle	(4M)
	c)	What are zero address instructions? Explain with the help of an example	(4M)
	d)	Explain about the array multiplier	(4M)
	e)	Explain the basic structure of cache memory	(3M)
	f)	Explain how to access I/O devices in a system	(3M)
		<u>PART –B</u>	
r	0)	What is hus? Draw the figure to show how functional units are interconnected	(9M)
2.	<i>a)</i>	using a bus and explain it	(011)
	h)	Differentiate between fixed point and floating point representation	(8M)
	0)	Differentiate between fixed point and floating point representation	(0141)
3.	a)	What is register transfer language? Explain the basic symbols used in register transfer.	(8M)
	b)	Explain the design of accumulator logic	(8M)
	<i>,</i>		
4.	a)	Explain the basic computer instruction formats	(8M)
	b)	Explain the different types of addressing modes	(8M)
5.	a)	Draw and explain the addition and subtraction of floating point numbers	(8M)
	b)	Explain the block diagram of BCD adder	(8M)
6.	a)	Explain the block divergem of Associative memory	(9M)
	a)	Explain the block diagram of Associative memory	(0M)
	UJ	Explain about the segmented page mapping	(0111)
7.	a)	Distinguish between Isolated versus Memory Mapped I/O	(8M)
	b)	Explain about the Daisy chain arbitration	(8M)
		▲ *	. /

www.FirstRanker.com