www.FirstRanker.com

www.FirstRanker.com

Code No: RT31044

R13

SET - 1

III B. Tech I Semester Supplementary Examinations, October/November - 2018 DIGITAL SYSTEM DESIGN & DIGITAL IC APPLICATIONS

(Common to Electronics Computer Engineering and Electronics Instrumentation Engineering)

Time: 3 hours

Max. Marks: 70

Note: 1. Question Paper consists of two parts (**Part-A** and **Part-B**)

2. Answering the question in **Part-A** is compulsory

3. Answer any THREE Questions from Part-B PART -A 1 a) Explain about data objects in VHDL. [3M] Discuss about Technology Libraries. b) [4M] Explain briefly Static RAM Internal structure. c) [4M] d) Explain about CMOS steady state electrical behavior. [4M] Explain the significance of Dual Priority encoder. e) [4M] f) Compare latches and flip flops. [3M] **PART-B** 2 Explain the Packages and Libraries of VHDL? [8M] a) Compare and contrast between VHDL and Verilog HDL. b) [8M] Explain why place and route tools are used in VHDL with the help of data flow 3 a) [8M] diagram. Explain in detail about Post Layout Timing Simulation. b) [8M] Explain the internal structure of PROM and list its advantages. 4 a) [8M] Describe DRAM with an appropriate diagram and explain about its timings. b) [8M] Explain dynamic electrical behavior of a CMOS. 5 a) [8M] What are the salient features of ECL? and explain its internal structure b) [8M] Write the VHDL code for 16 bit barrel shifter. 6 a) [8M] Design a 4 bit carry look ahead adder using gates and write the VHDL code for it. b) [8M] 7 Write a VHDL program to design a modulo-8 counter. [8M] a) Explain in detail about the working of Johnson Counter using 74 LS194. b) [8M]
