

Code No: H6802/R13

M. Tech. II Semester Supplementary Examinations, May-2017

CMOS MIXED SIGNAL CIRCUIT DESIGN

(Common to VLSI&ES, ES&VLSI, VLSID&ES, ES& VLSID, VLSI, VLSID, VLSISD and VLSI&ME)

Time: 3 Hours Max. Marks: 60

Answer any FIVE Questions

		All Questions Carry Equal Marks	
1.	a b	What is switched capacitor? What is its significance in the CMOS technology? If $C_1 = C_2 = C$, find the value of C that will emulate a $1M\Omega$ resistor if the clock frequency is 200 KHz.	5 7
2.	a b	Explain about the basic charge pump PLL with a neat figure. With the help of necessary waveforms, explain about the non-ideal effects in PLLs.	5 7
3.	a b	What are the dynamic characteristics that influence the performance of DACs? Design a decoder based DAC with a detailed explanation.	5 7
4.	a b	Give the classification of ADC architectures based on the conversion rate. Explain the static and dynamic characteristics of ADCs.	5 7
5.	a b	What is a flash converter? Explain the function of a 3 bit flash ADC. What is time interleaving? Explain the operation of a time interleaved ADC.	5 7
6.	a b	Discuss about Delta-Sigma ADC. Explain the block diagram of second order Delta-Sigma modulator.	5 7
7.		Distinguish between oversampling without noise shaping and with noise shaping.	12
8.	a	What are biquad filters? Explain about the two switched capacitor biquad realizations.	5
	b	Design a switched capacitor realization for a first order, high pass circuit with ahigh frequency gain of -10 and a -3dB frequency of 1 kHz using a clock of 100kHz *****	7