[6M]

www.FirstRanker.com

Code No: J6805/R16

M. Tech. II Semester Regular Examinations, May-2017 DIGITAL SIGNAL PROCESSORS AND ARCHITECTURES

Common to VLSI&ES (68), ES&VLSI (48), VLSID &ES (77), ES &VLSID (81), VLSI (57), VLSID (72), VLSI System Design (61), VLSI & Micro Electronics (76), SSP (45), DIP (63), CE&SP (46), IP (-), C & SP (80), Embedded Systems (55), Digital Systems & Computer Electronics (06), DECS (38), ECE (70), DECE (37), Communication Systems (47), Instrumentation And Control Systems (27)

Time: 3 Hours Max. Marks: 60

Answer any FIVE Questions All Questions Carry Equal Marks 1. a Draw and explain the block diagram of a Digital Signal-Processing system. [6M] What are the different number formats that are used to represent signals and [6M] coefficients in DSP systems? Explain any two of them. Discuss in brief about the data addressing capabilities of programmable 2. [12M]DSP devices with examples. 3. Describe the following on-chip peripherals of TMS320C54xx processors. $6M \times 2 = 12M$ (a) Hardware Timer (b) Host port interface a Write a brief note on Micro Signal architecture. [4M] b Explain in detail about Blackfin processor. [8M] 5. a Draw and explain the block diagram of memory interface for [6M] TMS320C5416 processor. b How does DMA help in increasing the processing speed of a DSP [6M] processor? 6. a Explain in brief about errors in A/D conversion process. [6M] b Explain the concept of Pipelining for speeding up the execution of an [6M]

- 7. a Describe the operation of the following instructions:
 - (i) MAS *AR3-, *AR4+, B, A
 - (ii) MAC *AR1+, *AR2-, A
 - b Discuss in brief about the basic peripherals in analog devices family of DSP [6M] devices.
- 8. Write short notes on any **TWO** of the following: 6M X 2 = 12M
 - (a) Parallel I/O Interface
 - (b) Memory map of TMS320C5416
 - (c) Barrel Shifter

instruction.