# III B.Tech I Semester Examinations,May 2011 <br> LINEAR IC APPLICATIONS <br> Electronics And Communication Engineering 

Time: 3 hours
Max Marks: 80

## Answer any FIVE Questions <br> All Questions carry equal marks

1. (a) Explain the performance parameters of a multiplier.
(b) List the applications of multiplier.
2. (a) Give the analysis of constant current bias circuit using zener diode.
(b) For a differential amplifier, two sets of inputs are applied. The first set is $\mathrm{V}_{1}$ $=50 \mu \mathrm{~V}$ and $\mathrm{V}_{2}=-50 \mu \mathrm{~V}$ and the second set is $\mathrm{V}_{1}=10.50 \mu \mathrm{~V}$ and $\mathrm{V}_{2}=950 \mu \mathrm{~V}$. If the CMRR is 100 , calculate the percentage difference in the output voltage obtained for the two sets of the input signals. $\quad[8+8]$
3. (a) List various advantages of IC technology over discrete component implementation.
(b) Describe various technologies ased to fabricate ICs.
4. (a) Explain the operation of flash A/D converter.
(b) Explain how dual slope A/D converter provides noise rejection.
(c) If the maximum output yoltage of a 7 -bit $\mathrm{D} / \mathrm{A}$ converter is 25.4 V . What is the smallest change in the output as the binary count increases. $[6+6+4]$
5. (a) Draw the circuit and explain the operation of non-inverting amplifier with single supply.
(b) Desigh a averaging amplifier circuit to provide a gain 5 for 4 input signals of same frequency.
[8+8]
6. (a) Discuss the amplitude stabilization of phase shift oscillator.
(b) Design an RC phase shift oscillator for 300 Hz frequency using IC 741 and $\pm 15$ volt power supplies. Assume necessary component values. Suggest a method to reduce the output voltage swing to $\pm 6.5$ volts
7. (a) What is the meaning of voltage limiting? Show how it is obtained.
(b) Explain how to measure phase difference between two signals.
(c) What is Hysteresis? What parameters determine hysteresis.
8. (a) Derive an expression for capture range of PLL.
(b) Design a PLL circuit using 565 IC to get free running frequency $=4.5 \mathrm{KHz}$., lock range $=2 \mathrm{KHz}$.; Capture range $=100 \mathrm{~Hz}$. Assume supply voltages of $\pm 10 \mathrm{~V}$ are available. Show the circuit diagram.

# III B.Tech I Semester Examinations,May 2011 <br> LINEAR IC APPLICATIONS <br> Electronics And Communication Engineering 

Time: 3 hours
Max Marks: 80

## Answer any FIVE Questions

All Questions carry equal marks

1. (a) Explain the operation of RC phase shift oscillator using op-amp and derive the expression for frequency of oscillations.
(b) List the merits and demerits of RC phase shift oscillator.
2. (a) Using analog voltage divider circuit show that the output voltage is proportional to the division of the two analog inputs V1 and $V 2$.
(b) What are the modes of operation of a multiplier? Explain.
3. (a) Obtain the frequency response of an opeamp using suitable mathematical expressions.
(b) How fast can the output of an op-amp change by 10 V if its slew rate is $1 \mathrm{~V} /$ $\mu \mathrm{S}$ ?
4. (a) Derive the expression for the frequency of the output of an astable multivibrator.
(b) A 555 timer is configured to run in astable mode with $\mathrm{R} 1=20 \mathrm{~K} \Omega$ and $\mathrm{R} 2=8 \mathrm{~K} \Omega$ and $C=0.1$ uf. Determine the output frequency and duty cycle. $\quad[10+6]$
5. (a) What are the sources of errors in DAC? Explain.
(b) The digital input for a 4-bit DAC is 0110 calculate its final output voltage.
(c) Draw and explain the block diagram of IC 1408 . $[6+4+6]$
6. (a) Draw the circuit diagram of a triangular wave generator using a comparator and integrator. Explain its operation by referring to the output waveform.
(b) What is window detector? Explain its operation.
7. (a) Distinguish between differential mode and common mode operations of differential amplifier.
(b) For a dual input unbalanced output differential amplifier the various circuit parameters are $\left|V_{C C}\right|=\left|V_{E E}\right|=10 \mathrm{~V}, \mathrm{R}_{C}=4.7 \mathrm{~K} \Omega, \mathrm{R}_{E}=6.8 \mathrm{~K} \Omega, \mathrm{R}_{S 1}=\mathrm{R}_{S 2}$ $=50 \Omega, \beta_{d c}=\beta_{a c}=50$ and $\mathrm{V}_{B E}=0.7 \mathrm{~V}$. find:
i. Q point values
ii. Voltage gain
iii. Input resistance
iv. Output resistance.
[8+8]
8. (a) What is an instrumentation amplifier? What are the basic requirements of a good instrumentation amplifier.
(b) Design an instrumentation amplifier whose gain can be varied continuously over the range $1 \leq \mathrm{A} \leq 1000$ use $100 \mathrm{k} \Omega$ potentiometer.

# III B.Tech I Semester Examinations,May 2011 <br> LINEAR IC APPLICATIONS <br> Electronics And Communication Engineering 

Time: 3 hours
Max Marks: 80

## Answer any FIVE Questions

All Questions carry equal marks

1. (a) Draw the circuit for converting a sinusoidal ware form into a square wave and into a series of pulses, one per cycle and explain.
(b) Explain the operation of logarithmic multiplier with a circuit diagram. $[8+8]$
2. Carryout AC analysis of the differential amplifier using h-parameters and obtain the expressions for $\mathrm{A}_{d}, \mathrm{~A}_{c}, \mathrm{R}_{i}$ and $\mathrm{R}_{0}$ for dual input balanced output.
3. (a) Explain how astable mode of 555 can be modified to get asquare wave generator.
(b) Design a 555 based square wave generator to produce a symmertrical square wave of 1 KHz . If $\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}$. Draw the voltage across timing capacitor and the output.
4. (a) Explain how a multiplier can be used as a voltage divider.
(b) Describe square-rooting circuit using multiplier.
5. (a) Compare flash, dual slope and successive approximation register type ADCs.
(b) Find out step size and analog output for 4-bit R-2R laddar DAC when input is 0100 and 1100. Assume $\mathrm{V}_{\text {ref }}=+5 \mathrm{~V}$.
6. (a) Draw the circuit and explain the operation of instrumentation amplifier using transducer bridge. Derive the expression for its output voltage.
(b) What are the applications of instrumentation amplifier? Explain. $[10+6]$
7. (a) Compare dominant pole and pole-zero compensation technique.
(b) In the amplifier circuit shown in figure $1 R_{1}=100 \Omega R_{f}=4.7 \mathrm{~K} \Omega, \mathrm{CMRR}=$ 90 dB . If the amplitude of the induced 60 Hz noise at the output is 5 V (rms) calculate the amplitude of the common mode input voltage $V_{c m}$.
8. (a) What is IGMF configuration? Explain.
(b) Design a second order IGMF band pass filter with the following specification $f_{0}$ $=500 \mathrm{~Hz}$. Gain at resonance $=-5$; bandwidth $=50 \mathrm{~Hz}$.
[8+8]


Figure 1

# III B.Tech I Semester Examinations,May 2011 LINEAR IC APPLICATIONS <br> Electronics And Communication Engineering 

Time: 3 hours
Max Marks: 80

## Answer any FIVE Questions <br> All Questions carry equal marks

1. (a) Draw and explain the functional block diagram of IC 555.
(b) Explain the functioning of 555 in Monostable configuration.
2. (a) Describe parallel comparator type ADC operation.
(b) For a Particular 8-bit ADC the conversion time is $9 \mu \mathrm{~S}$. find the maximum frequency of an input sine wave that can be digitized.
3. (a) What is the name of the circuit that is used to detect the peak value of nonsinusoidal input wave foms? Explain its operation?
(b) Distinguish between positive and-ve chipper circuits. Explain the operation of + ve and -ve chippers with the help of circuit and wave form. $\quad[8+8]$
4. (a) Draw the basic eircuit of wien bridge oscillator and explain its operation. Also derive the expression for frequency of oscillation.
(b) Desigh the wien bridge oscillator circuit to have output frequency of 10 KHz .
5. (a) Discuss D.C. characteristics of op-amp in detail.
(b) The input signal Vi to an op-amp is $0.04 \operatorname{Sin} 1.13 \times 10^{5}$ t is to be amplified to the maximum extent. How much maximum gain can be had by using op-amp, with slew rate of $0.4 \mathrm{~V} / \mathrm{Sec}$.
6. (a) Draw the circuit and explain the operation of temperature compensated current source.
(b) The specifications for the two stage cascaded differential amplifier are given below.
First Stage: $\mathrm{R}_{C 1}=\mathrm{R}_{C 2}=2.2 \mathrm{~K} \Omega ; \mathrm{R}_{E 1}=4.7 \mathrm{~K}$ Second Stage: $\mathrm{RC} 3=\mathrm{RC} 4$ $=1.5 \mathrm{~K} \Omega \mathrm{R}_{E 2}=1.5 \mathrm{~K} \Omega, \mathrm{R}_{E 1}=100 \Omega$ The transistor specifications are $\mathrm{h}_{f e}$ $=10 \mathrm{~h}_{i e}=1.47 \mathrm{~K} \Omega$ and $\mathrm{V}_{B E}=0.715 \mathrm{~V}$, for all the transistors. The supply voltages are $\pm 10 \mathrm{~V}$, calculate:
i. DC operating point values for both the stages
ii. Overall differential voltage gain.
iii. Output resistance
iv. Input resistance.

First stage is dual input balanced output stage, while the second stage output is single ended unbalanced. $[8+8]$
7. (a) Discuss the futures of balanced modulator IC 1496.
(b) Explain the principle of operation of sample and hold circuit.
8. (a) Explain how the averaging circuit can be derived from the summer.
(b) Show that the output of the subtractor is proportional to the difference between the two input voltages.
(c) Design the op-amp circuit which can give the output as $V_{0}=2 V_{1}-3 V_{2}+$ $4 V_{3}-5 V_{4}$

