www.FirstRanker.com // www.FirstRanker.com // www.FirstRanker.com // www.FirstRanker.com

Code No:	V0222 (R07)	(SET - 1)			
	II B. Tech II Semester, Supplementary Examinations, April/ LINEAR DIGITAL IC APPLICATIONS	May – 2013			
(Electrical and Electronics Engineering)					
1 mic. 5 i	Answer any FIVE Questions	Wax. Warks. 00			
	All Questions carry Equal Marks				
1. a) D pr	rive the expression for the input impedance of a non-inverting ctical cases?	g op-amp for ideal and			
b) Di	w and explain the function of all the basic building blocks of an o	p-amp? (8M+8M)			
2. a) W	nat is an instrumentation amplifier? Draw a system whose gaustable resistance?	in is controlled by an			
b) Do V	sign an adder circuit using an op-amp to get the output expression = - $(0.1V_1+V_2+10V_3)$?	as (10M+6M)			
3. a) Di b) Do	cuss the advantages of active filters over passive filters? sign a band pass filter for $f_0 = 2$ kHz, $Q = 20$ and $A_v = 10$. Choose	$C = 1\mu F$? (6M+10M)			
4. a) W m	th a circuit diagram explain the operation and derive the express nostable multivibrator using IC 555 timer.	sion for time delay of a			
b) Gi	te the block diagram of IC 566 VCO and explain its operation?	(8M+8M)			
5. a) Di	w the circuits and explain the operation of dual slope ADC?				
b) T pr	e basic step of a 9 bit DAC is 10.3 mV. If 000000000 represe duced if the input is 101101101??	ents 0V, what output is (8M+8M)			
5. a) W	at is a logic family? Classify different types of logic families?				
b) Ex	plain the three input NAND gate operation with TTL open collector	or output? (8M+8M)			
7. a) De	ign a 32*1 MUX using 4*1 MUXs?				
b) Co	npare serial adder and parallel adder circuits?	(10M+6M)			
3. a) Di b) Do	tinguish between SRAM and DRAM? sign and Implement MOD-10 counters using J-K flip flops and exp	plain its operation? (8M+8M)			
	1 of 1				

www.FirstRanker.com // www.FirstRan

www.FirstRanker.com // www.FirstRanker.com // www.FirstRanker.com // www.FirstRanker.com

Code No: V02	2 R07	SET - 2				
II B. Tech II Semester, Supplementary Examinations, April/May – 2013						
	(Electrical and Electronics Engineering)					
Time: 3 hours	(Electrical and Electronics Engineering)	Max. Marks: 80				
	Answer any FIVE Questions					
	All Questions carry Equal Marks					
	~~~~~~~~~~~~~~~~~~					
1. Define fol	owing terms?					
i) Slew	ate ii) Thermal drift iii) PSRR iv) Input bias current	(4×4M=16M)				
2 a) Draw a	ample and hold circuit? Explain its operation and indicate its uses?	,				
b) What ar	the limitations of ordinary op-amp differentiator? How to	eliminate their				
limitati	ns. Explain.	(10M+6M)				
3. a) Design	wide band pass filter having $f_1 = 400$ Hz, $f_h = 2$ kHz and pass bar	nd gain is 4. Find				
the valu	e of Q of the filter?					
b) Draw ai	a explain the triangular waveform generator?	(8M+8M)				
4. a) Discuss	he operation of a FSK generator using 555 timer?					
b) Draw an	d explain the basic building blocks of PLL?	(8M+8M)				
·						
5. a) Explain	he operation of inverted R-2R ladder network?					
b) Explain	he working of successive approximation type ADC?	(8M+8M)				
( a) What is	tiotata lagio? Euglain its anarotion?					
b) Explain	he operation of three input 'NOR' gate using CMOS technology	(6M+10M)				
	the operation of three input fronk gate using enrots technology.					
7. a) Design	32*5 encoder using 8*3 encoders?					
b) Design	circuit that will convert gray code to binary code?	(8M+8M)				
8. a) Explain	he operation of ROM architecture?					
b) Disting	ish between RAM and ROM?	(10M+6M)				

1 of 1

www.FirstRanker.com // www.FirstRa

www.FirstRanker.com || www.FirstRanker.com || www.FirstRanker.com || www.FirstRanker.com

R07	
	/



## II B. Tech II Semester, Supplementary Examinations, April/May – 2013 LINEAR DIGITAL IC APPLICATIONS

(Electrical and Electronics Engineering)

Time: 3 hours

Code No: V0222

Max. Marks: 80

Answer any **FIVE** Questions All Questions carry **Equal** Marks

- 1. a) List the advantages of integrated circuits over discrete component circuits?
  - b) List the ideal characteristics of an ideal op-amp?
  - c) Find the maximum frequency for a sine wave output voltage of 10V peak with an op-amp whose slew rate is 1V/μs?
    (5M +5M+6M)
- 2. a) Draw and explain the circuit of a voltage to current converter if the load is i) floating and ii) Grounded?
  - b) Explain the operation of square wave generator using µA 741 IC and draw the capacitor and output voltage waveforms? (8M+8M)
- 3. a) Explain the operation of second order low pass filter with necessary equations?b) What is Wien bridge oscillator? How can you implement using μA 741 op-amp? (8M+8M)

## 4. a) Draw and explain the functional diagram of 555 timer?

b) Calculate output frequency  $f_0$ , lock range  $\Delta fl$  and capture range  $\Delta fc$  of a 565 PLL if  $R_T = 10$ K $\Omega$ ,  $C_T = 0.01 \ \mu\text{F}$  and  $C = 10 \mu\text{F}$ ? (8M+8M)

## 5. a) Explain the operation of servo tracking ADC?

b) What output voltage would be produced by DAC whose output range is 0 to 10 V and whose binary number is i) 10 ii) 0110 iii) 10111100 (6M+10M)

## 6. a) Draw the circuit diagram of CMOS inverter? Explain?b) Compare the TTL and CMOS logic families? (8M+8M)

- 7. a) Construct a full adder, using NOR gates only?b) Design a digital comparator that will compare three input? (8M+8M)
- 8. a) Explain with circuit diagram of right shift register?b) Explain the architecture of SRAM? (8M+8M)

1 of 1

www.FirstRanker.com // www.FirstRa

www.FirstRanker.com // www.FirstRanker.com // www.FirstRanker.com // www.FirstRanker.com

Coo	de No: V0222 ( <b>R07</b> )	(SET - 4)					
	II B. Tech II Semester, Supplementary Examinations, April/May – 2013						
	(Electrical and Electronics F	Engineering)					
Tin	me: 3 hours	Max. Marks: 80					
	Answer any <b>FIVE</b> Que	estions					
	All Questions carry Equ	al Marks					
1.	<ul><li>a) What is frequency compensation? What is the need</li><li>b) Explain the role of level translator in op-amps?</li></ul>	in op-amps? (6M+10M)					
2.	a) How two analog voltages are multiplied using op-a	mps?					
1	b) Find the input resistance and feedback resistance in is 20 dB and the gain is 3 dB down from its peak w	h the lossy integrator so that the peak gain when $w = 10,000$ rad/s. Choose					
	$C = 0.01 \mu F?$	(6M+10M)					
3.	a) Design a fourth order Butterworth low pass filter having upper cut-off frequency 1 KHz?						
	b) Implement narrow band pass filter using op-amps?	(8M+8M)					
1.	a) Draw the circuit of a Schmitt trigger using 555 time	er and explain?					
	b) Derive the expression for lock-in-range and capture	e range in PLL. (8M+8M)					
5.	Define the following terms?	(4×4M=16M)					
	i) Linearity ii) Monotonicity iii) Accuracy	iv) Settling time					
6.	a) Explain the three input NAND gate operation with	TTL totem pole connection?					
	b) Distinguish between transmission gate and logic ga	ite? (10M+6M)					
7.	a) Design an octal to binary priority encoder?						
	b) Implement 5 to 32 decoder using one 2 to 4 and for	ar 3 to 8 decoders? (8M+8M)					
3.	a) Distinguish between synchronous and asynchronou	s counters?					
	b) Draw and explain the architecture of DRAM?	(8M+8M)					

1 of 1

www.FirstRanker.com // www.FirstRa