0
V
CC Q
o
--- Content provided by FirstRanker.com ---
?-0
co
t.0
c
--- Content provided by FirstRanker.com ---
=3
.
? ct
o
--- Content provided by FirstRanker.com ---
r_?
_
U
o
--- Content provided by FirstRanker.com ---
?? t?O
.=
0) .0
o
--- Content provided by FirstRanker.com ---
0CO
z
--- Content provided by FirstRanker.com ---
0o_
C
CO
CO
--- Content provided by FirstRanker.com ---
F. 7USN
.. , ? "... ' p.
--
. ? ? ? ,..
--- Content provided by FirstRanker.com ---
1/4, ,. .,.,,, -,, .
-... L.. ....f...... \;.
T
i
--- Content provided by FirstRanker.com ---
:,
I
e
--- Content provided by FirstRanker.com ---
....r.
:
.
--- Content provided by FirstRanker.com ---
'?
+ : ::
: 1 -
;'
--- Content provided by FirstRanker.com ---
it ,
,i ,- ? ' , f ?[..: ..., : ? , 0 : ,.... it
18CS34
Third Semester B.F. Degree Examination, Dec.20-1-913-an.2020
--- Content provided by FirstRanker.com ---
Computer OrganizationTime: 3 hrs. Max. Marks: 100
Note: Answer any FIVE full questions, choosing ONE full question from each module.
Module-1
1 a. Explain the basic operational concepts of the computer with a neat diagram. (06 Marks)
--- Content provided by FirstRanker.com ---
b. What is performance measurement? Explain the overall SPEC rating for the computer in aprogram suite. (08 Marks)
c. Explain the following :
(i) Byte addressability (ii) Big-endian assignment (iii) Little-endian assignment.
(06 Marks)
--- Content provided by FirstRanker.com ---
OR2 a. Show how the below expression will be executed in one address, two address and three
address processors in an accumulator organization.
X=AxB+CxD (08 Marks)
b. What is the effective address of the source operand in each of the following instructions,
--- Content provided by FirstRanker.com ---
when the Register R1, and R2 of computer contain the decimal value 1200 and 4600?(i) Load 20(R1), R5 (ii) Move #3000, R5 (iii) Store R5, 30(R1, R2)
(iv) Add ? (R2), R5 (v) Subtract (R1)+, R5 (08 Marks)
c. Interpret the Subroutine Stack Frame with example. (04 Marks)
Module-2
--- Content provided by FirstRanker.com ---
3 a. Illustrate a program that reads one line from the keyboard, stores it in memory buffer, andechoes it back to the display in an 1/0 interfaces. (10 Marks)
b. What is an interrupt? What are Interrupt service routines and what are vectored interrupts?
Explain with example. (10 Marks)
OR
--- Content provided by FirstRanker.com ---
4 a. Demonstrate the DMA and its implementation and show how the data ismemory and I/O devices using DMA controller.
b. With a neat diagram, explain the general 8-bit parallel interface circuit.
c. Explain PCI bus data transfer in a computer system.
transferred between
--- Content provided by FirstRanker.com ---
(08 Marks)(06 Marks)
(06 Marks)
Module-3
5 a. Explain the organization of Ikx I memory chip.
--- Content provided by FirstRanker.com ---
b. With a neat figure explain the direct mapped cache in mapping functions.c. What is memory interleaving? Explain.
(08 Marks)
(08 Marks)
(04 Marks)
--- Content provided by FirstRanker.com ---
OR6 a. With a neat diagram briefly explain the internal organization of 2M x 8 dynamic memory
chip. (08 Marks)
b. Illustrate cache mapping techniques. (06 Marks)
c. Calculate the average access time experienced by a processor, if a cache hit rate is 0.88, miss
--- Content provided by FirstRanker.com ---
penalty is 0.015 milliseconds and cache access time is 10 microseconds. (06 Marks)V
0
1 of 2
FirstRanker.com - FirstRanker's Choice
--- Content provided by FirstRanker.com ---
V0
V
CC Q
o
--- Content provided by FirstRanker.com ---
?-0
co
t.0
c
--- Content provided by FirstRanker.com ---
=3
.
? ct
o
--- Content provided by FirstRanker.com ---
r_?
_
U
o
--- Content provided by FirstRanker.com ---
?? t?O
.=
0) .0
o
--- Content provided by FirstRanker.com ---
0CO
z
--- Content provided by FirstRanker.com ---
0o_
C
CO
CO
--- Content provided by FirstRanker.com ---
F. 7USN
.. , ? "... ' p.
--
. ? ? ? ,..
--- Content provided by FirstRanker.com ---
1/4, ,. .,.,,, -,, .
-... L.. ....f...... \;.
T
i
--- Content provided by FirstRanker.com ---
:,
I
e
--- Content provided by FirstRanker.com ---
....r.
:
.
--- Content provided by FirstRanker.com ---
'?
+ : ::
: 1 -
;'
--- Content provided by FirstRanker.com ---
it ,
,i ,- ? ' , f ?[..: ..., : ? , 0 : ,.... it
18CS34
Third Semester B.F. Degree Examination, Dec.20-1-913-an.2020
--- Content provided by FirstRanker.com ---
Computer OrganizationTime: 3 hrs. Max. Marks: 100
Note: Answer any FIVE full questions, choosing ONE full question from each module.
Module-1
1 a. Explain the basic operational concepts of the computer with a neat diagram. (06 Marks)
--- Content provided by FirstRanker.com ---
b. What is performance measurement? Explain the overall SPEC rating for the computer in aprogram suite. (08 Marks)
c. Explain the following :
(i) Byte addressability (ii) Big-endian assignment (iii) Little-endian assignment.
(06 Marks)
--- Content provided by FirstRanker.com ---
OR2 a. Show how the below expression will be executed in one address, two address and three
address processors in an accumulator organization.
X=AxB+CxD (08 Marks)
b. What is the effective address of the source operand in each of the following instructions,
--- Content provided by FirstRanker.com ---
when the Register R1, and R2 of computer contain the decimal value 1200 and 4600?(i) Load 20(R1), R5 (ii) Move #3000, R5 (iii) Store R5, 30(R1, R2)
(iv) Add ? (R2), R5 (v) Subtract (R1)+, R5 (08 Marks)
c. Interpret the Subroutine Stack Frame with example. (04 Marks)
Module-2
--- Content provided by FirstRanker.com ---
3 a. Illustrate a program that reads one line from the keyboard, stores it in memory buffer, andechoes it back to the display in an 1/0 interfaces. (10 Marks)
b. What is an interrupt? What are Interrupt service routines and what are vectored interrupts?
Explain with example. (10 Marks)
OR
--- Content provided by FirstRanker.com ---
4 a. Demonstrate the DMA and its implementation and show how the data ismemory and I/O devices using DMA controller.
b. With a neat diagram, explain the general 8-bit parallel interface circuit.
c. Explain PCI bus data transfer in a computer system.
transferred between
--- Content provided by FirstRanker.com ---
(08 Marks)(06 Marks)
(06 Marks)
Module-3
5 a. Explain the organization of Ikx I memory chip.
--- Content provided by FirstRanker.com ---
b. With a neat figure explain the direct mapped cache in mapping functions.c. What is memory interleaving? Explain.
(08 Marks)
(08 Marks)
(04 Marks)
--- Content provided by FirstRanker.com ---
OR6 a. With a neat diagram briefly explain the internal organization of 2M x 8 dynamic memory
chip. (08 Marks)
b. Illustrate cache mapping techniques. (06 Marks)
c. Calculate the average access time experienced by a processor, if a cache hit rate is 0.88, miss
--- Content provided by FirstRanker.com ---
penalty is 0.015 milliseconds and cache access time is 10 microseconds. (06 Marks)V
0
1 of 2
(iv) + 2 and + 3
--- Content provided by FirstRanker.com ---
(08 Marks)(06 Marks)
(06 Marks)
Module-4
7 a. Perform the addition and subtraction of signed numbers:
--- Content provided by FirstRanker.com ---
(i) + 4 and 6 (ii) ?5 and ? 2 (iii) + 7 and 3b. Explain 4 bit carry - look ahead adder with a neat diagram.
c. Perform bit pair recoding for (+13) and (? 6).
OR
8 a. Perform Booth's algorithm for signed numbers (? 13) and (+ 11).
--- Content provided by FirstRanker.com ---
b. Show and perform non restoring division for 3 and 8.(10 Marks)
(10 Marks)
Module-5
9 a. Illustrate the sequence of operations required to execute the following instructions
--- Content provided by FirstRanker.com ---
Add (R3), R1 (10 Marks)b. Explain the three bus organization of a data path with a neat diagram. (10 Marks)
OR
10 a. Compare and contrast the following :
(i) Hard - wired control
--- Content provided by FirstRanker.com ---
(ii) Microprogrammed control. (10 Marks)b. What is pipeline? Explain the 4 stages pipeline with its instruction execution steps and
hardWare organization. (10 Marks)
lir
2 of 2
--- Content provided by FirstRanker.com ---
FirstRanker.com - FirstRanker's Choice