Download VTU BE 2020 Jan ECE Question Paper 17 Scheme 5th Sem 17EC53 Verilog HDL

USN
7
,-
\ ,A

--- Content provided by FirstRanker.com ---

- \
.
CI
,7 rs ?4-3
.

--- Content provided by FirstRanker.com ---

\ --

Fifth Semester B.E. Degree Examination, Dec.2
-
01414aff.2020

--- Content provided by FirstRanker.com ---

Verilog HDL
17EC53
Time: 3 hrs. Max. Marks: 100
Note: Answer FIVE full questions, choosing ONE full question from each module.
74

--- Content provided by FirstRanker.com ---

. "'
Module-1
c
.
;

--- Content provided by FirstRanker.com ---

?
1 a. Explain typical design flow for designing VLSI IC circuit using the flow chart. (08 Marks)
b. Write the verilog code for 4-bit ripple carry counter. (07 Marks)
,..
. ?

--- Content provided by FirstRanker.com ---

4)
to c. What are the advantages of HDLs compared to traditional schematic based design?(05 Marks)
c5. =
? ?5
, --

--- Content provided by FirstRanker.com ---

c -
,--, OR
2 a. Explain top-down design methodology with example.
E -
?

--- Content provided by FirstRanker.com ---

'4
gy (08 Marks)
= ?
? ?t-
b. What are the two styles of stimulus application? Explain each method in brief (07 Marks)

--- Content provided by FirstRanker.com ---

c. Mention the features of verilog HDL.
(05 Marks)
,
?
F

--- Content provided by FirstRanker.com ---

= .:. -!
O
c.
:..
Module-2

--- Content provided by FirstRanker.com ---

. .
''
,,,
=
3 a. Explain the following verilog data types with an examples,

--- Content provided by FirstRanker.com ---

0
' (i) Nets
i-

?

--- Content provided by FirstRanker.com ---

-
u 0
(ii) Registers
Tt
.

--- Content provided by FirstRanker.com ---

8
?
(iii) Integers
? "CI
eA c

--- Content provided by FirstRanker.com ---

(iv) Parameters
et et
-a .5
(v) Arrays (10 Marks)
;'.

--- Content provided by FirstRanker.com ---

... b. Write the verilog description of SR-latch. Also write stimulus code.
-0 ct
(06 Marks)
? _.?
4)

--- Content provided by FirstRanker.com ---

>, >
c. How to write comments in verilog HDL, explain with examples. (04 Marks)
r-
-
0

--- Content provided by FirstRanker.com ---

? a.,
C. 0.
OR
?_,
0 ^

--- Content provided by FirstRanker.com ---

4 a. With neat block diagram, explain the components of verilog module. (08 Marks)
o cti

. b. Explain $display, Smonitor, $finish and $stop system tasks with examples. (08 Marks)
3 o

--- Content provided by FirstRanker.com ---

c. Declare the following variables in verilog:
0
( i) An 8-bit vector net called a_in.
_,. -
0

--- Content provided by FirstRanker.com ---

?.,--
(ii) An integer called count.
to
O to (iii) A memory MEM containing 256 words of 64 bits each.

--- Content provided by FirstRanker.com ---

.0: c
0.. 8
(iv) A parameter cache_size equal to 512. (04 Marks)
P >
O v.,

--- Content provided by FirstRanker.com ---

c.,
o
>,
=
<

--- Content provided by FirstRanker.com ---

c Module-3
._, r.;
5 a. Write a verilog data flow description for 4-bit full adder with carry lookahead logic.
?
4)

--- Content provided by FirstRanker.com ---

(08 Marks)
o b. What are rise, fall and turn-off delays? How they are specified in verilog?
z
(06 Marks)
c. What would be the output of the following a = 4'1)0111, b = 4'b1001

--- Content provided by FirstRanker.com ---

,T
E
0
a
<<<2

--- Content provided by FirstRanker.com ---

0..
(i) &b (ii) a <2 (iii) {a, bl (iv) { 2{b}} (v) a
A
b
?

--- Content provided by FirstRanker.com ---

(vi) a I b (06 Marks)
1 of 2
FirstRanker.com - FirstRanker's Choice
USN
7

--- Content provided by FirstRanker.com ---

,-
\ ,A

- \
.

--- Content provided by FirstRanker.com ---

CI
,7 rs ?4-3
.
\ --

--- Content provided by FirstRanker.com ---

Fifth Semester B.E. Degree Examination, Dec.2
-
01414aff.2020
Verilog HDL
17EC53

--- Content provided by FirstRanker.com ---

Time: 3 hrs. Max. Marks: 100
Note: Answer FIVE full questions, choosing ONE full question from each module.
74
. "'
Module-1

--- Content provided by FirstRanker.com ---

c
.
;
?
1 a. Explain typical design flow for designing VLSI IC circuit using the flow chart. (08 Marks)

--- Content provided by FirstRanker.com ---

b. Write the verilog code for 4-bit ripple carry counter. (07 Marks)
,..
. ?
4)
to c. What are the advantages of HDLs compared to traditional schematic based design?(05 Marks)

--- Content provided by FirstRanker.com ---

c5. =
? ?5
, --
c -
,--, OR

--- Content provided by FirstRanker.com ---

2 a. Explain top-down design methodology with example.
E -
?
'4
gy (08 Marks)

--- Content provided by FirstRanker.com ---

= ?
? ?t-
b. What are the two styles of stimulus application? Explain each method in brief (07 Marks)
c. Mention the features of verilog HDL.
(05 Marks)

--- Content provided by FirstRanker.com ---

,
?
F
= .:. -!
O

--- Content provided by FirstRanker.com ---

c.
:..
Module-2
. .
''

--- Content provided by FirstRanker.com ---

,,,
=
3 a. Explain the following verilog data types with an examples,
0
' (i) Nets

--- Content provided by FirstRanker.com ---

i-

?
-
u 0

--- Content provided by FirstRanker.com ---

(ii) Registers
Tt
.
8
?

--- Content provided by FirstRanker.com ---

(iii) Integers
? "CI
eA c
(iv) Parameters
et et

--- Content provided by FirstRanker.com ---

-a .5
(v) Arrays (10 Marks)
;'.
... b. Write the verilog description of SR-latch. Also write stimulus code.
-0 ct

--- Content provided by FirstRanker.com ---

(06 Marks)
? _.?
4)
>, >
c. How to write comments in verilog HDL, explain with examples. (04 Marks)

--- Content provided by FirstRanker.com ---

r-
-
0
? a.,
C. 0.

--- Content provided by FirstRanker.com ---

OR
?_,
0 ^
4 a. With neat block diagram, explain the components of verilog module. (08 Marks)
o cti

--- Content provided by FirstRanker.com ---

. b. Explain $display, Smonitor, $finish and $stop system tasks with examples. (08 Marks)
3 o
c. Declare the following variables in verilog:
0

--- Content provided by FirstRanker.com ---

( i) An 8-bit vector net called a_in.
_,. -
0

?.,--

--- Content provided by FirstRanker.com ---

(ii) An integer called count.
to
O to (iii) A memory MEM containing 256 words of 64 bits each.
.0: c
0.. 8

--- Content provided by FirstRanker.com ---

(iv) A parameter cache_size equal to 512. (04 Marks)
P >
O v.,
c.,
o

--- Content provided by FirstRanker.com ---

>,
=
<
c Module-3
._, r.;

--- Content provided by FirstRanker.com ---

5 a. Write a verilog data flow description for 4-bit full adder with carry lookahead logic.
?
4)
(08 Marks)
o b. What are rise, fall and turn-off delays? How they are specified in verilog?

--- Content provided by FirstRanker.com ---

z
(06 Marks)
c. What would be the output of the following a = 4'1)0111, b = 4'b1001
,T
E

--- Content provided by FirstRanker.com ---

0
a
<<<2
0..
(i) &b (ii) a <2 (iii) {a, bl (iv) { 2{b}} (v) a

--- Content provided by FirstRanker.com ---

A
b
?
(vi) a I b (06 Marks)
1 of 2

--- Content provided by FirstRanker.com ---

17EC5:.
OR
6 a. Write the verilog code for 4-to-1 multiplexer using,
(i) Conditional operator (ii) Logic equation. (06 Marks)
b. Discuss And, Or and Not gates with respect to logic symbols, gate instantiation and truth

--- Content provided by FirstRanker.com ---

tables. (08 Marks)
c. Explain assignment delay, implicit assignment delay and net declaration delay for
continuous assignment statements. (06 Marks)
Module-4
7 a. Explain the blocking assignment statements and non blocking assignment statements with

--- Content provided by FirstRanker.com ---

relevant examples. (08 Marks)
b. Write a verilog behavioural description of 8 : 1 multiplexer using case statement. (06 Marks)
c. Explain Event based timing control with example. (06 Marks)
OR
8 a. Discuss sequential and parallel blocks with examples. (08 Marks)"

--- Content provided by FirstRanker.com ---

b. Write the verilog behavioural description of 4-bit binary counter. (06 Marks)
c. Illustrate the use of while loop and repeat loop with suitable examples. (06 Marks)
Module-5
9 a. Explain synthesis process with neat block diagram. (08 Marks)
b. Write the structural description of 4-bit equality comparator. (06 Marks)

--- Content provided by FirstRanker.com ---

c. Explain the following with general syntax and examples (i) Entity (ii) Architecture.
(06 Marks)
OR
10 a. Discuss the capabilities of VHDL. (06 Marks)
b. Write the VHDL code for two 4-bit comparator using data flow description and when-else

--- Content provided by FirstRanker.com ---

statement. (08 Marks)
c. Explain the declaration of constants, variables and signals in VHDL with examples.
(06 Marks)
2 of 2
FirstRanker.com - FirstRanker's Choice

--- Content provided by FirstRanker.com ---