Download SGBAU BCA 2019 Summer 1st Sem Digital Techniques I Question Paper

FirstRanker.com

A Firstranker's choice

B.C.A. (Part-II) Semester-I Examination

--- Content provided by‍ FirstRanker.com ---

DIGITAL TECHNIQUES-I

Paper-1ST3

Time : Three Hours] [Maximum Marks : 60

Note :— (1) All questions carry equal marks.

(2) Draw neat diagram wherever necessary.

--- Content provided by⁠ FirstRanker.com ---

1. (a) Convert the following numbers and find X' : (29.75)₁₀ = (X)₂ = (X)₈ = (X)₁₆
   (b) Explain OR, AND, NOT gates with logic symbol and truth table.

OR

2. (a) Explain binary subtraction using 1's and 2's complement method with suitable example.
   (b) Explain the operation of X-OR and X-NOR gate with logic symbol and truth table.

--- Content provided by‍ FirstRanker.com ---

3. (a) Explain the following characteristics of logic gates :
   1. Fan -In
   2. Propagation Delay
   3. Noise immunity.
   (b) Explain the operation of CMOS NAND gate.

OR

--- Content provided by​ FirstRanker.com ---

4. (a) Give the classification of logic families.
   (b) Explain ECL logic gate.
5. (a) State and prove the DeMorgan's theorem.
   (b) Simplify the logic equation by K-map and implement it by NOR gate.
   f(A, B, C, D) = Sm(1, 6, 10, 12, 13, 15)

--- Content provided by⁠ FirstRanker.com ---

OR

6. (a) Verify the following identities :
   1. (A+B)(A+C)=AC+AB
   2. (A+B)(A+B) =A
   (b) Simplify the following logic equation by K-map and implement it by NAND gate :
   f(A,B,C,D)=Sm (0, 1, 2, 3,5, 7, 8,9, 11, 14)

--- Content provided by‍ FirstRanker.com ---

7. (a) Explain the block diagram and functions of 1 bit ALU IC 74181.

OR

8. (a) Explain construction and operation of 4-bit binary parallel adder.
   (b) Explain binary subtraction using 1's and 2's complement method.
9. (a) What is decoder ? Explain 2:4 decoder with logic diagram.
   

   --- Content provided by‍ FirstRanker.com ---

   (b) What is multiplexer ? Explain 4:1 MUX with diagram and operation table.

OR

10. (a) Explain extention of 4:16 decoder into 1:16 demultiplexer.
    (b) Explain the operation of 16:1 MUX with logic diagram.

FirstRanker.com

--- Content provided by FirstRanker.com ---