Download JNTUA B.Tech 4-2 R15 2019 July Advanced Supple 15A04802 Low Power VLSI Circuits And Systems Question Paper

Firstranker's choice

Code: 15A04802

B.Tech IV Year II Semester (R15) Advanced Supplementary Examinations July 2019

--- Content provided by⁠ FirstRanker.com ---

LOW POWER VLSI CIRCUITS & SYSTEMS

(Electronics and Communication Engineering)

Time: 3 hours

Max. Marks: 70

PART - A

--- Content provided by‍ FirstRanker.com ---

(Compulsory Question)

Answer the following: (10 X 02 = 20 Marks)

1. (a) List out the limits of low power design.
2. (b) Write the expression for body effect coefficient.
3. (c) Define noise margin of an inverter.

--- Content provided by⁠ FirstRanker.com ---

4. (d) What are the advantages of dynamic logic circuits?
5. (e) What is meant by drain induced barrier lowering?
6. (f) Explain pipelining approach.
7. (g) What is the basic assumption of state assignment algorithm?
8. (h) What are the techniques used to reduce power at the logic level?

--- Content provided by‌ FirstRanker.com ---

9. (i) List out the approaches for minimizing leakage power.
10. (j) What are the advantages of dual-threshold voltage assignment approach?

PART - B

(Answer all five units, 5 X 10 = 50 Marks)

UNIT - I

--- Content provided by​ FirstRanker.com ---

1. What is the need for low power VLSI chips? Explain the various sources of dynamic and static power dissipation.

   OR

   1. Explain the following in detail:
   2. Sub threshold swing.
   3. Effects of short channel length.

--- Content provided by‍ FirstRanker.com ---

UNIT - II

1. Explain the operation of CMOS inverter with neat sketches.

   OR

   1. Explain about Elmore delay.
   2. Design EX-OR gate using pass transistor logic.

--- Content provided by‌ FirstRanker.com ---

UNIT - III

1. 1. Explain in detail about Monte Carlo method for estimating glitch power.
   2. What are the factors influencing the leakage current in deep sub-micrometer transistor?

   OR

   1. List out the advantages of voltage scaling.

   --- Content provided by‍ FirstRanker.com ---

   2. Explain the charge sharing phenomena in dynamic circuits.

UNIT - IV

1. Explain the power optimization using operation reduction techniques.

   OR

--- Content provided by​ FirstRanker.com ---

2. Explain FSM and combinational logic synthesis with suitable state machine representation.

UNIT - V

1. 1. Design a full adder using Adiabatic logic.
   2. Compare and contrast MTCMOS and DTCMOS circuits.

   OR

   --- Content provided by‍ FirstRanker.com ---

2. Explain the techniques used to minimize transition contribution to power dissipation.