Subject Code: 131101
GUJARAT TECHNOLOGICAL UNIVERSITY
--- Content provided by FirstRanker.com ---
BE - SEMESTER-III (Old) EXAMINATION - WINTER 2019Subject Name: Basic Electronics
Time: 02:30 PM TO 05:00 PM
Instructions:
- Attempt all questions.
- Make suitable assumptions wherever necessary.
- Figures to the right indicate full marks.
--- Content provided by FirstRanker.com ---
Answer the following questions:
-
(a) Sketch the piecewise linear characteristics of PN junction diode. [07]
(b) What is cut-in voltage? Write approx. value of cut-in voltage for silicon and germanium diode. [07]
--- Content provided by FirstRanker.com ---
-
(a) Define Thermal resistance. [07]
(b) Define Mean life time of a carrier. [07]
-
(a) What do you mean by PIV (Peak Inverse voltage)? Enlist the value of PIV for different rectifiers. [07]
--- Content provided by FirstRanker.com ---
(b) What is depletion region in PN junction diode. [07]
-
(a) Explain Zener breakdown phenomena. [07]
(b) Explain the Hall effect and obtain the expression of Hall coefficient. List the applications of Hall effect. [07]
OR
--- Content provided by FirstRanker.com ---
(b) Draw and explain bridge rectifier circuit with capacitor filter. Draw necessary waveforms. [07]
-
(a) The resistivity of intrinsic silicon is 3x103 O-cm at 30°C. Calculate the intrinsic concentration at 100°C. Assume µn=0.13m2/V-sec and µp=0.05m2/V-sec at 30°C. [07]
OR
A silicon sample is non-uniformly doped with donor impurity of 1016m-3. A current density of 10mA/cm2 is generated when electric field of 3V/cm is applied across it. Find the concentration gradient at 27°C. Given: µn=1500 cm2 /V-sec. [07]
--- Content provided by FirstRanker.com ---
-
(a) Draw the circuit of Common Emitter configuration of transistor. Explain input and output characteristics. Also derive a = ß / (ß+1). [07]
(b) For the circuit shown in Figure (1),explain working of the circuit and draw output waveform for given input signal. Also draw transfer characteristics. [07]
OR
(b) What is biasing? Why biasing is required for transistor? List biasing methods for transistor. Draw and explain the circuit of voltage divider biasing. [07]
--- Content provided by FirstRanker.com ---
-
(a) The silicon transistor used in the circuit of Figure (2) has VCEsat=0.2V, VBEsat=0.8V, VBE(active)= 0.7V, VBE(cut in)=0.5V and ß=100. (I) Show that the transistor is in saturation. (II) Calculate the value of RE for which the transistor just comes out of saturation. [07]
(b) Define stabilization factors; S, S', and S''. Also derive expressions for S and S' for self bias transistor circuit. [07]
-
(a) The transistor used in the circuit of Figure (3) has the following parameters: hie =500 O, hre = 2.4 x 10-4, hfe = 60 and hoe = 1/40 kO. Calculate : [1]Vo/VS [2]IR' [3] Ri Assume all capacitors to be very large. [07]
--- Content provided by FirstRanker.com ---
OR
(b) Draw circuit of an idealized class B push pull power amplifier and explain its operation with the help of necessary waveforms. [07]
-
(a) Calculate the dc bias voltages and currents for the circuit shown in Figure (4). [07]
(b) Derive expressions for Ai, Ri, Av and Ro for CE emitter follower circuit. [07]
--- Content provided by FirstRanker.com ---
(b) Draw and explain working of diode compensation circuit for VBE for self-stabilization in amplifier circuit. [07]
OR
-
(a) Draw structure of n-channel JFET and explain its working. [07]
(b) Draw a structure of p-channel MOSFET. Explain its working for enhancement type. Also draw and explain drain characteristics and transfer curve for the same device. [07]
--- Content provided by FirstRanker.com ---
Date: 30/11/2019
Total Marks: 70
--- Content provided by FirstRanker.com ---
This download link is referred from the post: GTU BE/B.Tech 2019 Winter Question Papers || Gujarat Technological University