Download GTU BE/B.Tech 2019 Winter 4th Sem New 2140910 Digital Electronics Question Paper

FirstRanker.com

GUJARAT TECHNOLOGICAL UNIVERSITY
BE - SEMESTER- IV (New) EXAMINATION - WINTER 2019

--- Content provided by‌ FirstRanker.com ---

Instructions:

1. Attempt all questions.

--- Content provided by‌ FirstRanker.com ---

2. Make suitable assumptions wherever necessary.
3. Figures to the right indicate full marks.

MARKS

Q.1 Do as instructed (Each question carry two marks) 14

1. How to convert Binary to Gray Code? Explain with necessary diagrams.

--- Content provided by‍ FirstRanker.com ---

2. Convert: (ABC)₁₆ = ( )₁₀ = ( )₈
3. Add (-258)₁₀ to (-48)₁₀ using 2's compliments method.
4. Subtract (108)₁₀ from (93)₁₀ using 2's compliments method.
5. Add (-7)₁₀ to (-8)₁₀ using 1's compliments method.
6. Convert (4500)₁₀ =( )₁₆ = ( )₈

--- Content provided by FirstRanker.com ---

7. Define Excess - 3 code with suitable example.

Q.2

1. Explain TTL logic family with necessary sketches and truth table. 03
2. Define universal gates. Design different types of gate using each universal gates. 04
3. Design & explain full subtractor with truth table and circuit diagrams. 07

--- Content provided by⁠ FirstRanker.com ---

OR

1. Design & explain how two half adders can make one full adder with truth table and circuit diagrams. 07

Q.3

1. Explain following with examples 03
   1. Minterm
   2. Maxterm

   --- Content provided by​ FirstRanker.com ---

   3. Don't care
2. Reduce the following function using K-map. 04
   Y = Sm (0,2,4,6,9,13,21,23,25,29,31)
3. Reduce the following function using tabulation method 07
   

   --- Content provided by FirstRanker.com ---

   Y = Sm(0,2,3,6,7,8,9,10,13)

OR

1. Explain following with examples 03
   1. POS
   2. SOP

--- Content provided by⁠ FirstRanker.com ---

2. Demonstrate the validity of the De Morgan’s theorems by truth tables. 04
3. Reduce following function with help of Boolean expression. Also realize the expression with NAND gate. 07
   Y = (A+B) (A+(B+C')) +A' (B+C)

Q.4

1. Derive Excitation tables for J-K flip flop. 03

--- Content provided by FirstRanker.com ---

2. Explain SIPO shift register with necessary circuit diagram. 04
3. Explain J - K master slave flip flop with necessary sketches and truth table. 07

OR

1. Derive Excitation tables for S-R flip flop. 03
2. Explain PIPO shift register with necessary circuit diagram. 04

--- Content provided by‍ FirstRanker.com ---

3. Design modulo - 10 counter with timing diagrams. 07

Q.5

1. Define following terms: 03
   1. Resolution
   2. Linearity
   3. Accuracy

   --- Content provided by​ FirstRanker.com ---

2. Explain R -2R ladder method for D/A converter with necessary circuit diagrams. 07

OR

1. Explain Sample and Hold circuit. 03
2. Write a short note on memory organization. 04

--- Content provided by⁠ FirstRanker.com ---

3. Explain successive approximation method for A/D converter with circuit diagram. 07

FirstRanker.com