Subject Code: 130704
GUJARAT TECHNOLOGICAL UNIVERSITY
--- Content provided by FirstRanker.com ---
BE - SEMESTER-III (OLD) EXAMINATION — WINTER 2018Date: 10/12/2018
Subject Name: Computer Organization And Architecture
Time: 10:30 AM TO 01:00 PM
Total Marks: 70
--- Content provided by FirstRanker.com ---
Instructions:
- Attempt all questions.
- Make suitable assumptions wherever necessary.
- Figures to the right indicate full marks.
- Q.1
- Explain Register reference and memory reference instructions in detail. 07
- Explain 4-bit Binary Adder - Subtractor with diagram. 07
--- Content provided by FirstRanker.com ---
- Q.2
- Explain the common bus system with its diagram. 07
- Explain the difference between hard wired control and micro programmed control. 07
- Explain the Instruction Cycle with flowchart. 07
- What is the basic functionality of an assembler? Draw and explain its first pass. 07
--- Content provided by FirstRanker.com ---
- Q.3
- Explain four-segment instruction pipeline with diagram. 07
- Write ALP to add two double precision numbers. 07
- List out the Characteristics of CISC and RISC. 07
- Explain four-segment instruction pipeline with diagram. 07
--- Content provided by FirstRanker.com ---
- Q.4
- What is addressing mode? Explain different types of addressing modes. 07
- What is a register stack? Explain PUSH and POP operations on it. 07
- Draw and explain the organization of microprogrammed control unit. 07
- Explain the Booth’s algorithm with flowchart. 07
--- Content provided by FirstRanker.com ---
- Q.5
- Explain BCD adder with block diagram. 07
- What is Array Processor? Explain SIMD Array Processor. 07
- What is vector processing? What is the use of vector processing? 07
--- Content provided by FirstRanker.com ---
This download link is referred from the post: GTU BE/B.Tech 2018 Winter Question Papers || Gujarat Technological University
--- Content provided by FirstRanker.com ---