GUJARAT TECHNOLOGICAL UNIVERSITY
BE - SEMESTER-VIII (NEW) EXAMINATION — WINTER 2018
--- Content provided by FirstRanker.com ---
Subject Code: 2181107 Date: 15/11/2018Subject Name: Testing And Verification
Time: 02:30 PM TO 05:00 PM Total Marks: 70
Instructions:
- Attempt all questions.
- Make suitable assumptions wherever necessary.
- Figures to the right indicate full marks.
--- Content provided by FirstRanker.com ---
MARKS
Q.1 (a) Define or briefly explain following terms: 03
- Reliability
- Repair time
- Rule of ten
--- Content provided by FirstRanker.com ---
(b) Discuss the Transport Delay, Inertial Delay, wire delay and 04
functional element delay in brief.
(c) Discuss combinational testability analysis by using necessary 07
--- Content provided by FirstRanker.com ---
equation of controllability and observability.Q.2 (a) Explain the importance of verification. 03
(b) Write the types of test bench and explain any one of them. 04
(c) Draw and explain Enhanced Scan Architecture. 07
OR
--- Content provided by FirstRanker.com ---
(c) Draw Muxed-D scan cell and explain full-scan design approach 07
with necessary diagram using this scan cell.
Q.3 (a) What is the importance of Test Point Insertion approach? 03
(b) Draw LSSD (Level sensitive scan design) scan cell design and 04
explain its operation with help of waveforms.
--- Content provided by FirstRanker.com ---
(c) What do you understand by, stuck-at-faults? Draw half-adder 07
circuit and discuss all possible stuck-at-faults for this circuit as
well as find a set of optimum test vectors to detect these stuck-at-
faults.
OR
--- Content provided by FirstRanker.com ---
Q.3 (a) Determine probability based controllability and observability for 03
3 inputs OR gate.
(b) Draw clocked scan cell design and explain its operation with help 04
of waveforms.
(c) Discuss all possible transistor faults in two-input CMOS NOR 07
--- Content provided by FirstRanker.com ---
gate and the method of testing each of them.Q.4 (a) Write a VHDL/Verilog test bench for 4 X 1 Mux. 03
(b) Define Hazard. List out different type of Hazard. 04
(c) Discuss the deductive fault simulation. 07
OR
--- Content provided by FirstRanker.com ---
Q.4 (a) Write a VHDL/Verilog test bench for half adder. 03
(b) Define Logic Element Evaluation. Explain any one type of Logic 04
Element Evaluation technique.
(c) Discuss the two pass event driven simulation. Explain in detail. 07
--- Content provided by FirstRanker.com ---
Q.5 (a) Explain the levels of verification. 07
(b) Explain the verification plan. 03
OR
(a) Explain scan design rule for Derived clock design style and give 04
--- Content provided by FirstRanker.com ---
recommended solution.(b) Explain the architecture of test bench 07
(c) Explain the verification flow.
--- Content provided by FirstRanker.com ---
This download link is referred from the post: GTU BE/B.Tech 2018 Winter Question Papers || Gujarat Technological University