FirstRanker Logo

FirstRanker.com - FirstRanker's Choice is a hub of Question Papers & Study Materials for B-Tech, B.E, M-Tech, MCA, M.Sc, MBBS, BDS, MBA, B.Sc, Degree, B.Sc Nursing, B-Pharmacy, D-Pharmacy, MD, Medical, Dental, Engineering students. All services of FirstRanker.com are FREE

📱

Get the MBBS Question Bank Android App

Access previous years' papers, solved question papers, notes, and more on the go!

Install From Play Store

Download GTU BE/B.Tech 2017 Winter 8th Sem Old 180802 Vlsi Technologies Question Paper

Download GTU (Gujarat Technological University) BE/BTech (Bachelor of Engineering / Bachelor of Technology) 2017 Winter 8th Sem Old 180802 Vlsi Technologies Previous Question Paper

This post was last modified on 20 February 2020

This download link is referred from the post: GTU BE/B.Tech 2017 Winter Question Papers || Gujarat Technological University


FirstRanker.com

Seat No.:

Enrolment No.

--- Content provided by FirstRanker.com ---

GUJARAT TECHNOLOGICAL UNIVERSITY

BE - SEMESTER-VIII(OLD) EXAMINATION - WINTER 2017

Subject Code: 180802 Date: 02-11-2017

Subject Name: VLSI Technologies

Time: 02:30 pm TO 5:00 pm Total Marks: 70

--- Content provided by FirstRanker.com ---

Instructions:

  1. Attempt all questions.
  2. Make suitable assumptions wherever necessary.
  3. Figures to the right indicate full marks.

Q-1 (a) Explain the VLSI design flow by Y-chart and its simplified view

--- Content provided by FirstRanker.com ---

(b) Discuss basic steps of fabrication.

Q2 (a) Explain Channel Length Modulation

(b) Explain energy band diagram of MOS structure at surface inversion and derive the equation of threshold voltage.

OR

Derive the expression for drain current as a function of VGS, VDS and VSB for all three region of operation of MOSFET using Gradual Channel Approximation.

--- Content provided by FirstRanker.com ---

Q2 (b) Explain the functioning of depletion load nMOS inverter and derive critical voltage points VOH, VOL, VIL and VIH.

Q3 (a) Give the delay time definitions and calculation of delay times.

OR

(b) Draw two types of enhancement — load n-MOS inverter circuits and compare both.

Q3 (a) Write a short note on MOSFET Capacitance.

--- Content provided by FirstRanker.com ---

(b) Concept of regularity, modularity and locality.

Q4 (a) Explain Device Isolation Technique and Locos.

OR

(b) Write a short note on FPGA.

Q4 (a) Explain CMOS Transmission gates (or Pass Gates).

--- Content provided by FirstRanker.com ---

(b) Ad HOC testable design techniques

(b) Explain the basic principle of pass transistor circuit. Explain logic “1” transfer and logic “0” transfer.

OR

(b) Explain the criteria to measure the design quality to improve the chip design and explain any two in brief.

(b) Write a short note on Built In Self Test (BIST).

--- Content provided by FirstRanker.com ---



This download link is referred from the post: GTU BE/B.Tech 2017 Winter Question Papers || Gujarat Technological University

--- Content provided by FirstRanker.com ---