FirstRanker Logo

FirstRanker.com - FirstRanker's Choice is a hub of Question Papers & Study Materials for B-Tech, B.E, M-Tech, MCA, M.Sc, MBBS, BDS, MBA, B.Sc, Degree, B.Sc Nursing, B-Pharmacy, D-Pharmacy, MD, Medical, Dental, Engineering students. All services of FirstRanker.com are FREE

📱

Get the MBBS Question Bank Android App

Access previous years' papers, solved question papers, notes, and more on the go!

Install From Play Store

Download JNTUA M.Tech 1st Sem 2017 Feb 9D06106c Low Power VLSI Design Question Paper

Download JNTUA (JNTU Anantapur) M.Tech ( Master of Technology) 1st Semester 2017 Feb 9D06106c Low Power VLSI Design Previous Question Paper

This post was last modified on 30 July 2020

This download link is referred from the post: JNTUA M.Tech 1st Sem last 10 year 2010-2020 Previous Question Papers (JNTU Anantapur)


Firstranker's choice

Code: 9D06106c

FirstRanker.com

--- Content provided by FirstRanker.com ---

M.Tech I Semester Regular & Supplementary Examinations January/February 2017

LOW POWER VLSI DESIGN

(Common to DSCE & DECS)

Time: 3 hours

Max. Marks: 60

--- Content provided by FirstRanker.com ---

Answer any FIVE questions

All questions carry equal marks


  1. (a) What are the various aspects to be considered in low-power VLSI design? Explain.
    (b) What are the advantages and limitations of silicon-on-insulator technology?
  2. (a) Explain the isolation requirements in Bi-CMOS process.

    --- Content provided by FirstRanker.com ---

    (b) Describe the process for integrated/digital CMOS IC.
  3. (a) Floating body effects may also cause the parasitic bipolar leakage current in CMOS-SOI pass gate transistor, explain?
    (b) What are the future trends in Bi-CMOS process? Explain.
  4. (a) With the help of equations, describe the level 1 and level 2 models of MOSFET.
    (b) Discuss about MOSFET in a hybrid mode environment.
  5. --- Content provided by FirstRanker.com ---

  6. (a) How threshold voltage adjustments can be carried out for CMOS devices? Explain with the help of necessary equations.
    (b) Give the performance evaluation of merged Bi-CMOS logic gates. How the weak points of conventional Bi-CMOS logic gates are overcome by these circuits?
  7. (a) Explain about the functionality theme and synchronous schemes of latches and flip-flops.
    (b) What are the performance measures of latches and flip flops?
  8. (a) Discuss about CMOS floating Mining node concept.

    --- Content provided by FirstRanker.com ---

    (b) Describe low power techniques for SRAM.
  9. (a) Explain about comparison of advanced Bi-CMOS digital circuits.
    (b) Discuss about ESD-free Bi-CMOS.

FirstRanker.com


--- Content provided by FirstRanker.com ---


This download link is referred from the post: JNTUA M.Tech 1st Sem last 10 year 2010-2020 Previous Question Papers (JNTU Anantapur)