FirstRanker Logo

FirstRanker.com - FirstRanker's Choice is a hub of Question Papers & Study Materials for B-Tech, B.E, M-Tech, MCA, M.Sc, MBBS, BDS, MBA, B.Sc, Degree, B.Sc Nursing, B-Pharmacy, D-Pharmacy, MD, Medical, Dental, Engineering students. All services of FirstRanker.com are FREE

📱

Get the MBBS Question Bank Android App

Access previous years' papers, solved question papers, notes, and more on the go!

Install From Play Store

Download JNTUA M.Tech 2nd Sem Supply 2018 Feb 9D06106c Low Power VLSI Design Question Paper

Download JNTUA (JNTU Anantapur) M.Tech ( Master of Technology) 2nd Semester Supply 2018 Feb 9D06106c Low Power VLSI Design Previous Question Paper || Download M.Tech 2nd Sem 9D06106c Low Power VLSI Design Question Paper || JNTU Anantapur M.Tech Previous Question Paper

This post was last modified on 31 July 2020

This download link is referred from the post: JNTUA M.Tech 2nd Sem last 10 year 2010-2020 Previous Question Papers (JNTU Anantapur)


Firstranker's choice

Code: 9D06106c

Time: 3 hours

--- Content provided by FirstRanker.com ---

FirstRanker.com

M.Tech II Semester Supplementary Examinations February 2018

LOW POWER VLSI DESIGN

(Electronics & Communication Engineering)

(For students admitted in 2012, 2013, 2014, 2015 & 2016 only)

--- Content provided by FirstRanker.com ---

Max. Marks: 60

Answer any FIVE questions

All questions carry equal marks

*****

  1. (a) What do you mean by low power design? Explain why it is so important.

    --- Content provided by FirstRanker.com ---

    (b) Justify the statement ‘SOI is one of the leading technology'.
  2. Describe the following MOS transistor isolation techniques:
    (a) LOCOS.
    (b) Shallow trench isolation
    (c) Deep trench isolation.
  3. --- Content provided by FirstRanker.com ---

  4. With the help of cross-sectional diagram, illustrate the features of modern CMOS technology.
  5. Explain in detail the EKV MOSFET and advanced MOSFET model.
  6. Implement a 3-input NAND gate using the following logics:
    (a) CC-BICMOS.
    (b) FS-BICMOS.

    --- Content provided by FirstRanker.com ---

    (c) FS-CMBL.
  7. (a) Perform comparative analysis of all e BiCMOS circuit in terms of power, delay and voltage swing.
    (b) Draw and explain a charge-pump integrated HB-BICMOS circuit.
  8. Implement the clocked SR flip flop in the following styles:
    (a) A fully static.

    --- Content provided by FirstRanker.com ---

    (b) A RAM style.
    (c) A CVSL style.
  9. Describe the following with respect to power reduction in clock networks:
    (a) Clock gating.
    (b) Reduced swing clock.

    --- Content provided by FirstRanker.com ---

    (c) Oscillator circuit for clock generation.

*****

FirstRanker.com


--- Content provided by FirstRanker.com ---


This download link is referred from the post: JNTUA M.Tech 2nd Sem last 10 year 2010-2020 Previous Question Papers (JNTU Anantapur)