Download JNTUA M.Tech 2nd Sem Supply 2018 Feb 9D06106c Low Power VLSI Design Question Paper

Firstranker's choice

Code: 9D06106c

Time: 3 hours

--- Content provided by‍ FirstRanker.com ---

FirstRanker.com

M.Tech II Semester Supplementary Examinations February 2018

LOW POWER VLSI DESIGN

(Electronics & Communication Engineering)

(For students admitted in 2012, 2013, 2014, 2015 & 2016 only)

--- Content provided by FirstRanker.com ---

Max. Marks: 60

Answer any FIVE questions

All questions carry equal marks

*****

1. (a) What do you mean by low power design? Explain why it is so important.
   

   --- Content provided by‌ FirstRanker.com ---

   (b) Justify the statement ‘SOI is one of the leading technology'.
2. Describe the following MOS transistor isolation techniques:
   (a) LOCOS.
   (b) Shallow trench isolation
   (c) Deep trench isolation.

--- Content provided by FirstRanker.com ---

3. With the help of cross-sectional diagram, illustrate the features of modern CMOS technology.
4. Explain in detail the EKV MOSFET and advanced MOSFET model.
5. Implement a 3-input NAND gate using the following logics:
   (a) CC-BICMOS.
   (b) FS-BICMOS.
   

   --- Content provided by FirstRanker.com ---

   (c) FS-CMBL.
6. (a) Perform comparative analysis of all e BiCMOS circuit in terms of power, delay and voltage swing.
   (b) Draw and explain a charge-pump integrated HB-BICMOS circuit.
7. Implement the clocked SR flip flop in the following styles:
   (a) A fully static.
   

   --- Content provided by FirstRanker.com ---

   (b) A RAM style.
   (c) A CVSL style.
8. Describe the following with respect to power reduction in clock networks:
   (a) Clock gating.
   (b) Reduced swing clock.
   

   --- Content provided by FirstRanker.com ---

   (c) Oscillator circuit for clock generation.

*****

FirstRanker.com