Download JNTUA M.Tech 2nd Sem 2016 February 9D06101 Digital System Design Question Paper

Firstranker's choice

Code: 9D06101

FirstRanker.com

--- Content provided by FirstRanker.com ---

M.Tech I Semester Regular & Supplementary Examinations February 2016

DIGITAL SYSTEM DESIGN

(Common to DSCE, DECS, ECE, VLSIES, ESVLSI, VLSIESD & MNE)

(For students admitted in 2011, 2012, 2013, 2014 & 2015 only)

Time: 3 hours

--- Content provided by FirstRanker.com ---

Max Marks: 60

Answer any FIVE questions

All questions carry equal marks

*****

1. (a) Discuss the primary constructs that are used in VHDL.
   

   --- Content provided by FirstRanker.com ---

   (b) Design a 4 X 3 ROM to perform:
   F₁ = ∑(0, 1, 2, 3, 7)
   F₂ = ∑(1, 2, 3, 5, 7)
   F₃ = ∑(0, 2, 4, 6)
2. (a) Draw the symbols used in ASM chart and explain.
   

   --- Content provided by FirstRanker.com ---

   (b) Describe important features of FPGA.
3. Construct the test set of output function of the circuit F(X₁, X₂, X₃) = X₁X₃ + (X₂ + X₃). Using path sensitizing method.
4. (a) With a neat circuit diagram, describe the working of a signature analyzer.
   (b) Write short notes on testing for bridging faults.
5. (a) Explain about fault detection and location in sequential circuits.
   

   --- Content provided by FirstRanker.com ---

   (b) Discuss about synchronizing experiments of fault diagnosis in sequential circuits.
6. (a) Explain the various types of cross point fault that occur in PLA's.
   (b) Explain PLA folding.
7. (a) Explain how test generation can be achieved in testing a PLA.
   (b) Discuss briefly about testable PLA design.

--- Content provided by FirstRanker.com ---

8. Explain the fundamental mode model for asynchronous sequential machine design.

*****

FirstRanker.com