FirstRanker Logo

FirstRanker.com - FirstRanker's Choice is a hub of Question Papers & Study Materials for B-Tech, B.E, M-Tech, MCA, M.Sc, MBBS, BDS, MBA, B.Sc, Degree, B.Sc Nursing, B-Pharmacy, D-Pharmacy, MD, Medical, Dental, Engineering students. All services of FirstRanker.com are FREE

📱

Get the MBBS Question Bank Android App

Access previous years' papers, solved question papers, notes, and more on the go!

Install From Play Store

Download JNTUA M.Tech 2nd Sem 2017 Feb 9D06206c FPGA Architecture And Applications Question Paper

Download JNTUA (JNTU Anantapur) M.Tech ( Master of Technology) 2nd Semester 2017 Feb 9D06206c FPGA Architecture And Applications Previous Question Paper || Download M.Tech 2nd Sem 9D06206c FPGA Architecture And Applications Question Paper || JNTU Anantapur M.Tech Previous Question Paper

This post was last modified on 31 July 2020

This download link is referred from the post: JNTUA M.Tech 2nd Sem last 10 year 2010-2020 Previous Question Papers (JNTU Anantapur)


Firstranker's choice

Code: 9D06206c

FirstRanker.com

--- Content provided by FirstRanker.com ---

Time: 3 hours

M.Tech II Semester Supplementary Examinations January/February 2017

FPGA ARCHITECTURE & APPLICATIONS

(Digital Systems & Computer Electronics)

Answer any FIVE questions

--- Content provided by FirstRanker.com ---

All questions carry equal marks


  1. (a) Explain about FLEX logic with the aid of suitable sketch.
    (b) Explain in detail about mask programmable ROM.
  2. (a) Write notes on technology mapping for FPGAs with suitable example.
    (b) Explain routing architecture of FPGA.
  3. --- Content provided by FirstRanker.com ---

  4. (a) Explain the design considerations of Xilinx XC4000 series FPGAs with relevant example.
    (b) Draw and explain the operation of Xilinx based XC 4000 CLB.
  5. (a) With suitable example, explain the top down design approach for FPGAs using finite state machines.
    (b) Elaborate the derivations of state machine charts relevant to FSM with suitable example.
  6. (a) Discuss about meta stability and synchronization of finite state machines.

    --- Content provided by FirstRanker.com ---

    (b) Write an example and explain about one-hot design using ASM.
  7. Draw and explain the model used for architecture centered around nonregistered programmable logic devices.
  8. (a) Explain the concepts of controller, path and functional partition with respect to system level design.
    (b) Give the design flow of FPGA as a case study of counter.
  9. Give the design flow of FPGA as a case study of parallel adder and parallel controller.
  10. --- Content provided by FirstRanker.com ---


FirstRanker.com

Max. Marks: 60



--- Content provided by FirstRanker.com ---

This download link is referred from the post: JNTUA M.Tech 2nd Sem last 10 year 2010-2020 Previous Question Papers (JNTU Anantapur)