FirstRanker Logo

FirstRanker.com - FirstRanker's Choice is a hub of Question Papers & Study Materials for B-Tech, B.E, M-Tech, MCA, M.Sc, MBBS, BDS, MBA, B.Sc, Degree, B.Sc Nursing, B-Pharmacy, D-Pharmacy, MD, Medical, Dental, Engineering students. All services of FirstRanker.com are FREE

📱

Get the MBBS Question Bank Android App

Access previous years' papers, solved question papers, notes, and more on the go!

Install From Play Store

Download JNTUA M.Tech 2nd Sem 2019 Feb 17D06109 Test And Testability Question Paper

Download JNTUA (JNTU Anantapur) M.Tech ( Master of Technology) 2nd Semester 2019 Feb 17D06109 Test And Testability Previous Question Paper || Download M.Tech 2nd Sem 17D06109 Test And Testability Question Paper || JNTU Anantapur M.Tech Previous Question Paper

This post was last modified on 31 July 2020

This download link is referred from the post: JNTUA M.Tech 2nd Sem last 10 year 2010-2020 Previous Question Papers (JNTU Anantapur)


Firstranker's choice

FirstRanker.com

Code: 17D06109

--- Content provided by FirstRanker.com ---

M.Tech II Semester Supplementary Examinations January/February 2019

TEST & TESTABILITY

(Common to VLSI, VLSIS & VLSISD)

(For students admitted in 2017 only)

Time: 3 hours

--- Content provided by FirstRanker.com ---

Max. Marks: 60

Answer all the questions


  1. (a) Classify types of testing and explain in brief about them.
    (b) Explain in brief about bridging faults.

    OR

  2. --- Content provided by FirstRanker.com ---

  3. (a) Explain about the types of testing of VLSI chips.
    (b) Explain in detail about temporary faults.
  4. (a) Illustrate serial fault simulation for large number of faults.
    (b) Illustrate detective fault simulation using combinational circuit.

    OR

  5. --- Content provided by FirstRanker.com ---

  6. (a) Explain about event driven simulation using combinational circuit.
    (b) Illustrate two valued deductive simulation with example.
  7. (a) Explain concept of controllability and observability with the help of block diagram.
    (b) Compute the combinational SCOAP testability measures for the circuit that realizes an expression J = ((A+B)⊕E)+BC+D.
  8. (a) Illustrate partial-scan design with s-graph.

    OR

    --- Content provided by FirstRanker.com ---

    (b) Explain about the properties of Ad-Hoc DFT methods and its difficulties too.
  9. (a) Illustrate economic case for BIST.
    (b) Explain about the process of random pattern generation.

    OR

  10. (a) Illustrate circular self-test path BIST architecture with example.

    --- Content provided by FirstRanker.com ---

    (b) Illustrate LFSR as signature analyzer.
  11. (a) Explain boundary scan architecture with neat schematic.
    (b) Explain BYPASS and INTEST instructions in boundary scan description language.

    OR

  12. (a) Explain about BDSL description components.

    --- Content provided by FirstRanker.com ---

    (b) Explain about ring configuration of TAP controller.

FirstRanker.com



--- Content provided by FirstRanker.com ---

This download link is referred from the post: JNTUA M.Tech 2nd Sem last 10 year 2010-2020 Previous Question Papers (JNTU Anantapur)