FirstRanker Logo

FirstRanker.com - FirstRanker's Choice is a hub of Question Papers & Study Materials for B-Tech, B.E, M-Tech, MCA, M.Sc, MBBS, BDS, MBA, B.Sc, Degree, B.Sc Nursing, B-Pharmacy, D-Pharmacy, MD, Medical, Dental, Engineering students. All services of FirstRanker.com are FREE

📱

Get the MBBS Question Bank Android App

Access previous years' papers, solved question papers, notes, and more on the go!

Install From Play Store

Download JNTUA M.Tech 2nd Sem Reg-Supply 2018 Aug-Sept 9D06203 Design of Fault Tolerant Systems Question Paper

Download JNTUA (JNTU Anantapur) M.Tech ( Master of Technology) 2nd Semester Reg-Supply 2018 Aug-Sept 9D06203 Design of Fault Tolerant Systems Previous Question Paper || Download M.Tech 2nd Sem 9D06203 Design of Fault Tolerant Systems Question Paper || JNTU Anantapur M.Tech Previous Question Paper

This post was last modified on 31 July 2020

This download link is referred from the post: JNTUA M.Tech 2nd Sem last 10 year 2010-2020 Previous Question Papers (JNTU Anantapur)


FirstRanker.com
Firstranker's choice
Code: 9D06203

--- Content provided by FirstRanker.com ---

FirstRanker.com

M.Tech II Semester Supplementary Examinations August/September 2018
DESIGN OF FAULT TOLERANT SYSTEMS
(Digital Systems & Computer Electronics)
(For students admitted in 2013, 2014, 2015 & 2016 only)

--- Content provided by FirstRanker.com ---

Time: 3 hours Max. Marks: 60

  1. (a) Write a short note on following:
    Reliability.
    (b) Meantime.
    (c) Maintainability.

    --- Content provided by FirstRanker.com ---

    (d) Availability.
  2. (a) Discuss about triple modular redundancy with necessary diagrams.
    (b) Explain time redundancy and sift out redundancy.
  3. (a) What is self-checking circuits? Explain the principle of operation of a self-checking circuit with a suitable diagram.
    (b) Design a totally self-checking checker using low cost residue code.
  4. --- Content provided by FirstRanker.com ---

  5. (a) Explain fail safe design of sequential circuits using Berger code.
    (b) Explain the fail-safe design of synchronous sequential circuits using partition theory.
  6. (a) Design the circuit for the Reed-Muller expansion implementation.
    (b) Explain use of control and syndrome testable design for combinational circuits.
  7. Discuss about theory and operation of linear feedback shift register with a suitable diagram.
  8. --- Content provided by FirstRanker.com ---

  9. (a) Explain controllability and observability with scan register with a suitable diagram.
    (b) Explain classic scan design.
  10. Discuss test pattern generation for BIST with examples.
  11. Explain constant weight patterns.

Answer any FIVE questions

--- Content provided by FirstRanker.com ---

All questions carry equal marks

FirstRanker.com



--- Content provided by FirstRanker.com ---

This download link is referred from the post: JNTUA M.Tech 2nd Sem last 10 year 2010-2020 Previous Question Papers (JNTU Anantapur)