FirstRanker Logo

FirstRanker.com - FirstRanker's Choice is a hub of Question Papers & Study Materials for B-Tech, B.E, M-Tech, MCA, M.Sc, MBBS, BDS, MBA, B.Sc, Degree, B.Sc Nursing, B-Pharmacy, D-Pharmacy, MD, Medical, Dental, Engineering students. All services of FirstRanker.com are FREE

📱

Get the MBBS Question Bank Android App

Access previous years' papers, solved question papers, notes, and more on the go!

Install From Play Store

PTU B.Tech Automation Robotics ECE-EIE 6th Semester May 2019 71162 DIGITAL SYSTEM DESIGN Question Papers

PTU Punjab Technical University B-Tech May 2019 Question Papers 6th Semester Automation Robotics ECE-EIE

This post was last modified on 04 November 2019

PTU B.Tech 6th Semester Last 10 Years 2009-2019 Previous Question Papers|| Punjab Technical University


FirstRanker's choice

FirstRanker.com


Roll No. Total No. of Pages : 02

--- Content provided by⁠ FirstRanker.com ---

Total No. of Questions : 09

B.Tech.(Electronics & Computer Engg.) (2011 Onwards) (Sem.-6)

DIGITAL SYSTEM DESIGN

Subject Code : BTEL-606

M.Code : 71162

--- Content provided by⁠ FirstRanker.com ---

Time : 3 Hrs. Max. Marks : 60

INSTRUCTION TO CANDIDATES :

  1. SECTION-A is COMPULSORY consisting of TEN questions carrying TWO marks each.
  2. SECTION-B contains FIVE questions carrying FIVE marks each and students have to attempt any FOUR questions.
  3. SECTION-C contains THREE questions carrying TEN marks each and students have to attempt any TWO questions.
  4. --- Content provided by​ FirstRanker.com ---


SECTION-A

Q1. Answer briefly :

a) What is operator used in VHDL?

b) Convert the expression in maxterm F = (A+B+C).(A+B+C).(A+B+C)

c) What do you mean by ROM

--- Content provided by​ FirstRanker.com ---

d) Write the applications of shift registers.

e) Convert (734)10 to hexadecimal.

f) Implement the function F =ABC + AB

g) Differentiate between PLA and PAL.

h) What is the function of a decoder?

--- Content provided by​ FirstRanker.com ---

i) Using a 8:1 MUX, realize the function F = ?m(0,1,5,6,7)

j) Define FPGA.


SECTION-B

Q2. Convert a T flip-flop to a D flip-flop.

Q3. Compare asynchronous and synchronous counters.

--- Content provided by⁠ FirstRanker.com ---

Q4. Explain entity and architecture with reference to VHDL code of full adder circuit.

Q5. Explain hazards in combinational and sequential circuit with example.

Q6. Explain the terms like state, present state, next state, state diagram and state table.


SECTION-C

Q7. Design the sequential detector circuit using FSM to detect a sequence 1100.

--- Content provided by​ FirstRanker.com ---

Q8. Reduce the following expressions by using K-map and implement the reduced expression by using universal gates only

Q9. Write short note on following :

a) VHDL

b) Difference of ROM and PLA

c) Data flow

--- Content provided by FirstRanker.com ---


NOTE : Disclosure of identity by writing mobile number or making passing request on any page of Answer sheet will lead to UMC against the Student.

FirstRanker.com



--- Content provided by FirstRanker.com ---

This download link is referred from the post: PTU B.Tech 6th Semester Last 10 Years 2009-2019 Previous Question Papers|| Punjab Technical University