Download JNTUA B.Tech 4-2 R13 2018 July Supple AS 9A04605 VLSI Design Question Paper

Firstranker's choice

Code: 9A04605

FirstRanker.com

--- Content provided by FirstRanker.com ---

B.Tech IV Year II Semester (R09) Supplementary Examinations July 2018

VLSI DESIGN

(Electronics & Communication Engineering)

(For 2009 (LC), 2010, 2011, 2012 regular & 2011 (LC), 2012, 2013 lateral admitted batches only)

Time: 3 hours

--- Content provided by‌ FirstRanker.com ---

Max. Marks: 70

Answer any FIVE questions

All questions carry equal marks

1. With neat sketches explain BiCMOS fabrication process in an n well.
2. 1. What is a pass transistor logic?

   --- Content provided by​ FirstRanker.com ---

   2. Draw the circuit of pass transistor AND gate and explain its operation.
3. Design a stick diagram for two input PMOS NAND and NOR gates.
4. Realize the logic gates inverter, NAND and NOR gates using NMOS as well as with PMOS technology.
5. 1. Provide the design of an 8×8 array multiplier.

   --- Content provided by‍ FirstRanker.com ---

   2. Explain the working principle of Booth Multiplier.
6. Differentiate between full custom design and semicustom design? Specify the respective applications when they are preferred.
7. Write a program in VHDL for an 8:1 multiplex in behavioral and structural style and compare them.
8. 1. Explain the testing of ICs with Scan path approaches.

   --- Content provided by​ FirstRanker.com ---

   2. Write about Level sensitive scan design.

FirstRanker.com