Download PTU B-Tech ECE 2020 Dec 3rd Sem 57584 Digital Circuits And Logic Design Question Paper

FirstRanker.com

Roll No. Total No. of Pages : 02
Total No. of Questions : 09

--- Content provided by‍ FirstRanker.com ---

B.Tech. (ECE)/(Electronics Engg)/
(Electronics & Computer Engg) (2012 to 2017) (Sem.-3)
DIGITAL CIRCUITS AND LOGIC DESIGN
Subject Code : BTEC-302
M.Code : 57584

--- Content provided by‍ FirstRanker.com ---

INSTRUCTIONS TO CANDIDATES :

1. SECTION-A is COMPULSORY consisting of TEN questions carrying TWO marks each.
2. SECTION-B contains FIVE questions carrying FIVE marks each and students have to attempt any FOUR questions.
3. SECTION-C contains THREE questions carrying TEN marks each and students have to attempt any TWO questions.

--- Content provided by​ FirstRanker.com ---

SECTION-A

1. Answer briefly :
   1. Perform the subtraction 10111 - 11111, using 1’s complement method of subtraction.
   2. Convert the decimal number 359 to BCD.
   3. Give the difference between SOP and POS forms.
   4. Draw symbol and construct the truth table for three input Ex-OR gate.

   --- Content provided by​ FirstRanker.com ---

   5. Why totem pole outputs cannot be connected together.
   6. How multiplexer differs from decoder?
   7. What is the basic difference between buffered and un buffered CMOS devices?
   8. What is totem-pole output stage? What are its advantages?
   9. Which is the fastest ADC and why?

   --- Content provided by⁠ FirstRanker.com ---

   10. How many address bits are required for a 512 x 4 memory?

FirstRanker.com

SECTION-B

2. Using the Boolean algebra, simplify the expression :
   

   --- Content provided by‍ FirstRanker.com ---

   ABC+(A+B+C)+ABCD
3. What is meant by Decoder? Explain 3-to-8 line decoder with diagram and truth table.
4. Design a counter with the following binary sequence: 0, 4, 2, 1, 6 and repeat. Use JK flip-flops.
5. Explain the working of a basic totem-pole TTL 2 input NAND gate.
6. Realize F(w, x, y, z) = S(1, 4, 6, 7, 8, 9, 10, 11, 15) using 8 to 1 Mux

--- Content provided by‌ FirstRanker.com ---

SECTION-C

7. Find a minimal SOP representation for f(A, B, C, D, E) = Sm(1, 4, 6, 10, 20, 22, 24, 26) + d(0, 11, 16, 27) using K-map method. Draw the circuit of the minimal expression using only NAND gates.
8. 1. Implement the following function using PLA F1 = S(0, 1, 2, 4) and F2 = S(0, 5, 6, 7).
   2. Describe with the help of a schematic diagram the principle of operation of a successive type A/D converter.

--- Content provided by​ FirstRanker.com ---

9. Write short notes on any two :
   1. Weighted register D/A converter
   2. Edge triggered JK flip-flop
   3. CMOS logic family

NOTE : Disclosure of Identity by writing Mobile No. or Making of passing request on any page of Answer Sheet will lead to UMC against the Student.

--- Content provided by‍ FirstRanker.com ---

FirstRanker.com