Code No: 821AB R15
--- Content provided by FirstRanker.com ---
JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD
MCA I Semester Examinations, June/July - 2018
--- Content provided by FirstRanker.com ---
COMPUTER ORGANIZATION
Time: 3hrs Max.Marks:75
Note: This question paper contains two parts A and B.
Part A is compulsory which carries 25 marks. Answer all questions in Part A. Part B consists of 5 Units. Answer any one full question from each unit. Each question carries 10 marks and may have a, b, c as sub questions.
PART - A 5 x 5 Marks =25
--- Content provided by FirstRanker.com ---
- a) What is grey code? What is its importance? [5]
- b) Briefly discuss memory hierarchy of a system. [5]
- c) Give the instruction formats of 8086 processor. [5]
- d) What are the three ways that computer buses can be used to communicate with memory and /O? [5]
- e) Illustrate the vector operations carried out on vector processors. [5]
--- Content provided by FirstRanker.com ---
PART -B 5 x 10 Marks =50
- Simplify the Boolean function F together with the don’t-care conditions d in a) sum of products form and b) product-of-sums form. F(w,x,y,z)=%(0,1,2,3,7,8,10) dw,x,y,z)=Z (5,6, 11,15) [5+5]
OR
Draw the logic diagram of a 2-to-4 line decoder with only NOR gates. Include an enable input. [10] - Discuss organization of a 2M x 32 memory module using 512K x 8 static memory chips with a diagram. [10]
--- Content provided by FirstRanker.com ---
OR
A digital computer has a memory unit of 64K * 16 and a cache memory of 1K words. The cache uses direct mapping with a block size of 4 words.- How many bits are there in the tag, index, block and word fields of the address format?
- How many bits are there in each word of cache and how are they divided into function? Include a valid bit. [5+5]
- What are the various addressing modes supported by 8086? Explain them with relevant instructions. [10]
--- Content provided by FirstRanker.com ---
OR
Write an assembly language program to check whether a given number is prime or not. Trace your program for two test cases. [10] - Design parallel priority interrupt hardware for a system with 8 interrupt sources. [10]
OR
Explain the need of separate IO processor in a computer system and depict the communication between CPU and this processor. [10] - What is meant by pipelining? How does it improve the performance of a system? Explain with relevant examples. [10]
OR
Discuss cache coherence problem in multi processor system and discuss any one mechanism to address this problem. [10]
--- Content provided by FirstRanker.com ---
--- Content provided by FirstRanker.com ---
This download link is referred from the post: JNTUH MCA 1st Sem Last 10 Years 2023-2013 Question Papers R20-R09 || Jawaharlal nehru technological university
--- Content provided by FirstRanker.com ---