FirstRanker Logo

FirstRanker.com - FirstRanker's Choice is a hub of Question Papers & Study Materials for B-Tech, B.E, M-Tech, MCA, M.Sc, MBBS, BDS, MBA, B.Sc, Degree, B.Sc Nursing, B-Pharmacy, D-Pharmacy, MD, Medical, Dental, Engineering students. All services of FirstRanker.com are FREE

Get the MBBS Question Bank Android App

Access previous years' papers, solved question papers, notes, and more on the go!

Install From Play Store

Get the Nursing Question Bank Android App

Access 10+ years of Question Papers with answers, notes for B.Sc Nursing on the go!

Install From Play Store

Download GTU BE/B.Tech 2019 Winter 3rd Sem New 2131704 Digital Logic Circuits Question Paper

Download GTU (Gujarat Technological University) BE/BTech (Bachelor of Engineering / Bachelor of Technology) 2019 Winter 3rd Sem New 2131704 Digital Logic Circuits Previous Question Paper

This post was last modified on 20 February 2020

GTU BE/B.Tech 2019 Winter Question Papers || Gujarat Technological University


FirstRanker.com

GUJARAT TECHNOLOGICAL UNIVERSITY

BE - SEMESTER- III (New) EXAMINATION — WINTER 2019

--- Content provided by​ FirstRanker.com ---

Subject Code: 2131704 Date: 3/12/2019

Subject Name: Digital Logic Circuits

Time: 02:30 PM TO 05:00 PM Total Marks: 70

Instructions:

  1. Attempt all questions.
  2. --- Content provided by‌ FirstRanker.com ---

  3. Make suitable assumptions wherever necessary.
  4. Figures to the right indicate full marks.

Q.1 (a) What is Race condition? 03

(b) Define: 1) Fan-in 2) Fan-out 04

3) Propagation Delay 4) Noise margin

--- Content provided by‍ FirstRanker.com ---

(c) State and Prove De Morgan’s theorem. 07

Q.2 (a) Write a short note on PLA. 03

(b) Convert the following 04

  1. Decimal number 256 to Hexadecimal equivalent.
  2. Decimal number 648 to octal equivalent.
  3. --- Content provided by‌ FirstRanker.com ---

(c) Draw logic diagram, symbol and characteristic table for JK flip-flop. 07

OR

(c) Explain positive edge-triggered D flip-flop. 07

Q.3 (a) Explain state table, state diagram with example. 03

(b) Design full subtractor using half subtractors. 04

--- Content provided by⁠ FirstRanker.com ---

(c) With the help of a neat diagram, explain the working of a two-input TTL 07

NAND gate.

OR

Q.3 (a) Realize Ex-OR gate and NOT gate using NOR gate. 03

(b) Reduce the expression: 04

--- Content provided by​ FirstRanker.com ---

  1. A[B+ C(AB + AC)]
  2. (A + BC) (AB +ABC)

(c) Explain BCD-to-Seven segment decoder. 07

Q.4 (a) Draw neat diagram of 3x8 decoder circuit. 03

(b) Simplify the Boolean function using K-map: 04

--- Content provided by‌ FirstRanker.com ---

F(wxyz) = S m(0,1,2,4,5,6,8,9,12,13,14)

(c) Explain with logic diagram of 4-bit serial-in serial-out shift register. 07

OR

Q.4 (a) Write a short note on shift register. 03

(b) Write a short note on Arithmetic micro operation in detail. 04

--- Content provided by​ FirstRanker.com ---

(c) Explain 4-bit ring counter with circuit diagram and waveforms. 07

Q.5 (a) Convert SR flip-flop into T flip-flop. 03

(b) Draw neat diagram of 2-bit magnitude comparator circuit. 04

(c) Write the state table and state equation with the state diagram of clocked D 07

flip-flop.

--- Content provided by​ FirstRanker.com ---

OR

Q.5 (a) Explain 2 bit binary UP counter using JK flip-flops. 03

(b) Distinguish between combinational and sequential switching circuits. 04

(c) Explain Successive Approximation ADC. 07

FirstRanker.com

--- Content provided by⁠ FirstRanker.com ---



This download link is referred from the post: GTU BE/B.Tech 2019 Winter Question Papers || Gujarat Technological University

--- Content provided by⁠ FirstRanker.com ---