Download GTU BE/B.Tech 2019 Summer 3rd Sem New 2131004 Digital Electronics Question Paper

FirstRanker.com

Subject Code: 2131004

GUJARAT TECHNOLOGICAL UNIVERSITY

--- Content provided by‌ FirstRanker.com ---

Instructions:

1. Attempt all questions.

--- Content provided by⁠ FirstRanker.com ---

2. Make suitable assumptions wherever necessary.
3. Figures to the right indicate full marks.

Q.1

1. (a) Represent following numbers in 8 Bit Binary representation:
   (i) (126)₁₀ (ii) (79)₁₀ (iii) (-128)₁₀ 03

--- Content provided by​ FirstRanker.com ---

2. (b) State and explain De Morgan’s theorems with truth tables. 04
3. (c) Do as directed. 07
   1. Find 8 bit representation of (-1)₁₀=( )₂
   2. Find A+A'B =
   3. ______ and ______ can work as universal gates.
   4. Define term: Propagation Delay

   --- Content provided by FirstRanker.com ---

   5. By keeping one input HIGH, NAND gate can work as Inverter to second input. (T/F)
   6. Convert (FFFF)₁₆=( )₁₀
   7. Convert (125.625)₁₀=( )₂

Q.2

--- Content provided by‌ FirstRanker.com ---

1. (a) Simply Boolean Function : F=A'B'C+A'BC+AB'C. 03
2. (b) Find the Boolean Equation for following circuit and simplified Boolean equation. 04
3. (c) Draw logic circuit of Full Adder and Full Subtractor with truth table. 07

   OR

4. (c) Generate AND, OR, NOT, EXOR and EX-NOR gate using NAND as a universal gate. 07

--- Content provided by​ FirstRanker.com ---

Q.3

1. (a) Obtain canonical Sum of Product form of following function: F=AB+ACD. 03
2. (b) Draw logic circuit of 2x4 Decoder. 04
3. (c) Simply Boolean function for F(W,X,Y,Z) = S (0, 1, 2, 4, 5, 6, 8, 9, 12, 13, 14) 07

   OR

--- Content provided by‌ FirstRanker.com ---

4. (a) Explain working of Half Adder circuit with diagram. 03
5. (b) Draw logic circuit for 2-Bit Magnitude Comparator. 04
6. (c) Design 1-Bit Full Adder using 3x8 Decoder. 07

Q.4

1. (a) Draw the circuit diagrams and Truth table of all the Flip flops (SR, D). 04

--- Content provided by⁠ FirstRanker.com ---

2. (b) Derive and draw logic circuit for BCD to Excess-3 Code converter. 07

   OR

3. (a) Draw logic diagram, graphical symbol and Characteristic table for clocked T flip-flop. 03
4. (b) Explain 4-Bit serial in serial out shift register. 04
5. (c) Explain working of master-slave JK flip-flop with necessary logic diagram, state equation and state diagram. 07

--- Content provided by​ FirstRanker.com ---

Q.5

1. (a) Give comparison of TTL and CMOS family. 03
2. (b) Draw and explain Ring counter. 04
3. (c) Design synchronous counter for sequence: 0->1->2->3->4->5->7->0 using T flip-flop. 07

   OR

--- Content provided by​ FirstRanker.com ---

4. (a) What is race around condition in JK flip flop? 03
5. (b) Write short note on Programmable Logic Arrays. 04
6. (c) Explain the Fundamental Mode Model of Asynchronous State Machine with suitable example. 07

Date: 11/06/2019
Total Marks: 70

--- Content provided by‌ FirstRanker.com ---

FirstRanker.com