FirstRanker Logo

FirstRanker.com - FirstRanker's Choice is a hub of Question Papers & Study Materials for B-Tech, B.E, M-Tech, MCA, M.Sc, MBBS, BDS, MBA, B.Sc, Degree, B.Sc Nursing, B-Pharmacy, D-Pharmacy, MD, Medical, Dental, Engineering students. All services of FirstRanker.com are FREE

Get the MBBS Question Bank Android App

Access previous years' papers, solved question papers, notes, and more on the go!

Install From Play Store

Get the Nursing Question Bank Android App

Access 10+ years of Question Papers with answers, notes for B.Sc Nursing on the go!

Install From Play Store

Download GTU BE/B.Tech 2018 Winter 3rd Sem Old 130701 Digital Logic Design Question Paper

Download GTU (Gujarat Technological University) BE/BTech (Bachelor of Engineering / Bachelor of Technology) 2018 Winter 3rd Sem Old 130701 Digital Logic Design Previous Question Paper

This post was last modified on 20 February 2020

GTU BE/B.Tech 2018 Winter Question Papers || Gujarat Technological University


FirstRanker.com

Subject Code: 130701

GUJARAT TECHNOLOGICAL UNIVERSITY

--- Content provided by‍ FirstRanker.com ---

BE - SEMESTER-III (OLD) EXAMINATION — WINTER 2018

Date: 22/11/2018

Subject Name: Digital Logic Design

Time: 10:30 AM TO 01:00 PM

Instructions:

--- Content provided by‍ FirstRanker.com ---

  1. Attempt all questions.
  2. Make suitable assumptions wherever necessary.
  3. Figures to the right indicate full marks.

Q.1 (a) With neat logical diagram & truth table explain all the basic gates including NAND, NOR, EX-OR, EX-NOR gate. [07]
(b) Convert (4BAC)16 = ( )8 = ( )16 = ( )2 = ( )10 [07]

--- Content provided by FirstRanker.com ---

Q.2 (a) State and prove Demorgan’s theorem. [07]
(b) Simplify the following Boolean function using k-map [07]
(i) F(w,x,y,z)= Sm (0, 1, 2, 4, 5, 6, 8, 9, 12, 13, 14)
(ii) F(x,y,z)= Sm(0,1,3,4,5,7)

OR

--- Content provided by FirstRanker.com ---

Q.3 (a) Design a full adder circuit using two half adders & gates. [07]
(b) Simplify following Boolean function by using the tabulation method [07]
F(w,x,y,z)= Sm (0, 1, 2, 8, 10, 11, 14, 15)

Q.4 (a) Using the law of Boolean algebra prove that [07]
(i) AB+BC+A’C=AB+A’C (ii) A[ B+ C (AB + AC)’] = AB. [07]

--- Content provided by​ FirstRanker.com ---

OR

Q.4 (b) Design and explain a logic diagram of 3 to 8 Decoder. [07]

Q.5 (a) Design and explain 4 x 1 Multiplexer. [07]
(b) Draw & explain T Flip Flop & D Flip Flop. [07]

Q.5 (a) Realize the expression F (A, B, C, D)= S m (4, 6, 7, 8, 9, 12, 14, 15) using an 8:1 MUX. [07]

--- Content provided by⁠ FirstRanker.com ---

OR

Q.5 (b) Write a note on Binary Ripple Counter. [07]

Q.5 (a) Explain JK Flip Flop with its characteristic table. [07]
(b) Write a short note on Hard-Wire Control. [07]

Q.5 (a) Design a circuit for Binary to Gray code conversion. [07]

--- Content provided by FirstRanker.com ---

OR

Q.5 (b) Explain Macro Operation v/s Micro Operation. [07]

Q.5 Implement Full Subtractor circuit with the help of Decoder & logic gates. [07]

Total Marks: 70

FirstRanker.com

--- Content provided by‍ FirstRanker.com ---



This download link is referred from the post: GTU BE/B.Tech 2018 Winter Question Papers || Gujarat Technological University

--- Content provided by FirstRanker.com ---