Roll No. ____________________ Total No. of Pages : 02
Total No. of Questions : 18 B.Tech. (ECE) (Sem.-7)
CMOS BASED DESIGN
--- Content provided by FirstRanker.com ---
Subject Code : BTEC-908
M.Code : 71912
Time : 3 Hrs. Max. Marks : 60
INSTRUCTIONS TO CANDIDATES :
- SECTION-A is COMPULSORY consisting of TEN questions carrying TWO marks each.
- SECTION-B contains FIVE questions carrying FIVE marks each and students have to attempt any FOUR questions.
- SECTION-C contains THREE questions carrying TEN marks each and students have to attempt any TWO questions.
--- Content provided by FirstRanker.com ---
SECTION-A
Write briefly :
- Design a 3 input NOR gate using CMOS inverter.
- Explain pull-up and pull-down networks for CMOS logic.
- Draw drain current vs. voltage chart for MOS transistor.
- Give the steps of CMOS processing.
- Define photolithography.
- Define propagation delay time.
- What do you mean by linear delay model?
- Define circuit family.
- Explain glitching transitions.
- Define the term sizing.
--- Content provided by FirstRanker.com ---
--- Content provided by FirstRanker.com ---
SECTION-B
--- Content provided by FirstRanker.com ---
- Give various design layout rules.
- Explain the process of Photo masking with a negative resist.
- Enlist the advantages and disadvantages of scaling.
- Using static CMOS, design Bubble pushing to convert ANDs and ORs to NANDs and NORs.
- Explain the optimization of Domino logic.
--- Content provided by FirstRanker.com ---
SECTION-C
- Explain all the steps of fabrication process with diagrams.
- Explain Gate and shallow source/drain formation.
- Explain transistor and interconnect scaling.
NOTE: Disclosure of Identity by writing Mobile No. or Making of passing request on any page of Answer Sheet will lead to UMC against the Student.
--- Content provided by FirstRanker.com ---
This download link is referred from the post: PTU B.Tech 2021 January Previous Question Papers || PTU Punjab Technical University
--- Content provided by FirstRanker.com ---