Download PTU (Punjab Technical University) B.Tech (Bachelor of Technology) / BE (Bachelor of Engineering) 2021 January EE 3rd Sem 72164 Digital Electronics Previous Question Paper
We rely on ads to keep our content free. Please consider disabling your ad blocker or whitelisting our site. Thank you for your support!
Total No. of Pages : 02
Total No. of Questions : 18
B.Tech.(EE) PT (Sem.?3)
DIGITAL ELECTRONICS
Subject Code : BTEE-404
M.Code : 72164
Time : 3 Hrs. Max. Marks : 60
INST RUCT ION TO CANDIDAT ES :
1 .
SECT ION-A is COMPULSORY cons is ting of TEN questions carrying TWO marks
each.
2 .
SECT ION-B c ontains F IVE questions c arrying FIVE marks eac h and s tud ents
have to atte mpt any FOUR q ues tions.
3 .
SECT ION-C contains THREE questions carrying T EN marks e ach and s tudents
have to atte mpt any T WO questio ns.
SECTION-A
Answer briefly :
1)
Convert Decimal Number 4587 into Octal and Hexadecimal Number systems.
2)
Subtract 21 from 36 using 2's complement method.
3)
State and prove Demorgan's Theorem.
4)
Convert AB + AB into POS form.
5)
Define MOD counters.
6)
Draw a VHDL view of a Digital model.
7)
What do you mean by Figure of merit in Logic family?
8)
Define accuracy of D/A converters.
9)
Differentiate between RAM and ROM.
10) Define content addressable memories.
1 | M-72164
(S2)-420
SECTION-B
11) Design a 3 bit odd parity generator.
12) Minimize the following expression using Q-M method
Y = m (1, 2, 3, 6, 7, 9, 10, 11, 13)
13) Design SR flip flop using JK flip flop.
14) Write a VHDL code for full adder.
15) Draw and explain dual slop A/D converter.
SECTION-C
16) Differentiate between various types of ROM.
17) Explain FPGA in detail.
18) Design universal shift register.
NOTE : Disclosure of Identity by writing Mobile No. or Making of passing request on any
page of Answer Sheet will lead to UMC against the Student.
2 | M-72164
(S2)-420
This post was last modified on 26 June 2021