Download Visvesvaraya Technological University (VTU) BE ( Bachelor of Engineering) CSE 2015 Scheme 2020 January Previous Question Paper 7th Sem 15CS72 Advanced Computer Architecture
13
.$,
I
1E7?
? ? ? ;
I
?
\ C
a
: D I ; -c:' ; 15CS72
Seventh Semester B.E. Degree Examination, DecilitIaaii.2020
Advanced Computer Architecture
Time: 3 hrs. Max. Marks: 80
USN
U
0.;
I)
1)
F. E.:
.
? c:
7
.5
3
4
c.
y
I
)
7J y
?r
.
o
,(.
5
'
CA z
O CO .) CO
CCS C
1
5
C
c75
? L
,
c::
o
E
? U
2
c
. c 5
?
4,
-
a. c.4
E
o 2
>,
8
rsi
0
z
C
t
V
0
C-
Note: Answer any FIVE full questions, choosing ONE full question from each module.
Module-1
a. With a neat diagram explain the elements of modern computer system. (08 Marks)
b. Explain Flynn's classification of computer architecture. (08 Marks)
OR
2 a. Define data dependency. Explain different functions of data dependency with the help of
dependency graph. (08 Marks)
b. A 4 MHz processor was used to execute a benchmark program with the following
instruction mix and clock cycle counts.
Instruction type Instruction count Cycles/instruction
Integer arithmetic 45000 1
Data transfer 32000 2
Floating point 15000 2
Control transfer 8000 2
Determine the effective CPI, MIPS rate and execution time for this program. (08 Marks)
Module-2
3 a. Explain the architecture of VLIW processor and its pipeline operations. (08 Marks)
b. Explain the inclusion property and locality of reference along with its types in multilevel
memory hierarchy. (08 Marks)
OR
4 a. Explain page replacement policies with the help of an example. (08 Marks)
b. Give the characteristics of symbolic processors. (08 Marks)
Module-3
5 a. Explain bus arbitration and its types in multiprocessor systems. (08 Marks)
b. Explain any two mapping techniques. (08 Marks)
OR
6 a. Explain the following terms associated with cache and memory architecture:
(i) Low order memory interleaving
(ii) Atomic v/s non-atomic memory
(iii) Physical address cache vs virtual address cache
(iv) Memory bandwidth and fault tolerance. (08 Marks)
1 of 2
FirstRanker.com - FirstRanker's Choice
? 4 NIMP
13
.$,
I
1E7?
? ? ? ;
I
?
\ C
a
: D I ; -c:' ; 15CS72
Seventh Semester B.E. Degree Examination, DecilitIaaii.2020
Advanced Computer Architecture
Time: 3 hrs. Max. Marks: 80
USN
U
0.;
I)
1)
F. E.:
.
? c:
7
.5
3
4
c.
y
I
)
7J y
?r
.
o
,(.
5
'
CA z
O CO .) CO
CCS C
1
5
C
c75
? L
,
c::
o
E
? U
2
c
. c 5
?
4,
-
a. c.4
E
o 2
>,
8
rsi
0
z
C
t
V
0
C-
Note: Answer any FIVE full questions, choosing ONE full question from each module.
Module-1
a. With a neat diagram explain the elements of modern computer system. (08 Marks)
b. Explain Flynn's classification of computer architecture. (08 Marks)
OR
2 a. Define data dependency. Explain different functions of data dependency with the help of
dependency graph. (08 Marks)
b. A 4 MHz processor was used to execute a benchmark program with the following
instruction mix and clock cycle counts.
Instruction type Instruction count Cycles/instruction
Integer arithmetic 45000 1
Data transfer 32000 2
Floating point 15000 2
Control transfer 8000 2
Determine the effective CPI, MIPS rate and execution time for this program. (08 Marks)
Module-2
3 a. Explain the architecture of VLIW processor and its pipeline operations. (08 Marks)
b. Explain the inclusion property and locality of reference along with its types in multilevel
memory hierarchy. (08 Marks)
OR
4 a. Explain page replacement policies with the help of an example. (08 Marks)
b. Give the characteristics of symbolic processors. (08 Marks)
Module-3
5 a. Explain bus arbitration and its types in multiprocessor systems. (08 Marks)
b. Explain any two mapping techniques. (08 Marks)
OR
6 a. Explain the following terms associated with cache and memory architecture:
(i) Low order memory interleaving
(ii) Atomic v/s non-atomic memory
(iii) Physical address cache vs virtual address cache
(iv) Memory bandwidth and fault tolerance. (08 Marks)
1 of 2
b. Consider the following pipelined processor within 3 stages this pipeline has total evaluation
time of 8 clock cycles. All successor st ges must be used after each clock cycle.
0 1 2 3 4 5 6 7 8
S
I
X
S2 X X X
S3 X
S4
X X
SS X X
(i) List the set of forbidden latencies between task initiations
(ii) Draw the state diagram which shows all possible latency cycles
(iii) List all greedy cycles
(iv) Value of MAL.
Module-4
7 a. Explain hierarchical bus system with neat diagram.
b. Explain crossbar networks along with its advantages and limitations.
OR
8 a. Explain snoopy protocols with its approaches.
b Briefly explain message routing schemes.
Module-5
9 a. Define parallel programming model. Explain any two models.
b. Mention branch prediction methods and explain.
OR
10 a.
With the help of a neat diagram explain compilation phases in code generator.
b. Explain different language features for parallelism.
(08 Marks)
(08 Marks)
(08 Marks)
(08 Marks)
(08 Marks)
(08 Marks)
(08 Marks)
(08 Marks)
(08 Marks)
2 of 2
FirstRanker.com - FirstRanker's Choice
This post was last modified on 02 March 2020