--- Content provided by FirstRanker.com ---
Total No. of Pages : 02
Total No. of Questions : 18
B.Tech. (ECE) (E-1 2012 to 2017) /
--- Content provided by FirstRanker.com ---
(Automation & Robotics) (DE-1 2012 & Onward) (Sem.-6)
DIGITAL SYSTEM DESIGN
--- Content provided by FirstRanker.com ---
Subject Code : BTEC-904M.Code : 71233
Time : 3 Hrs. Max. Marks : 60
--- Content provided by FirstRanker.com ---
INSTRUCTIONS TO CANDIDATES :
- SECTION-A is COMPULSORY consisting of TEN questions carrying TWO marks each.
- SECTION-B contains FIVE questions carrying FIVE marks each and students have to attempt any FOUR questions.
- SECTION-C contains THREE questions carrying TEN marks each and students have to attempt any TWO questions.
--- Content provided by FirstRanker.com ---
--- Content provided by FirstRanker.com ---
SECTION-A
Answer briefly :
- Differentiate between combinational and sequential circuits.
- Why the input variables to a PAL are buffered?
- Design 4:1 MUX using 2:1 MUXSs.
- What is race around condition in JK flip flop?
- With the help of an example differentiate between truth table and excitation table.
- What is programmable logic array? How it differs from ROM?
- Differentiate between Mealy and Moore machines.
- Define Flow Table in Asynchronous Sequential Circuit.
- What is field programmable logic array?
- What is the cause for essential hazards?
--- Content provided by FirstRanker.com ---
--- Content provided by FirstRanker.com ---
--- Content provided by FirstRanker.com ---
--- Content provided by FirstRanker.com ---
--- Content provided by FirstRanker.com ---
SECTION-B
- Design and explain a Full Adder using Half Adders and truth table.
- Explain the working of Master Slave JK flip flop using circuit diagram.
- Implement the following function using PAL and PLA :
X (A,B,C,D)=Sm (7,8,9, 10, 11, 12, 13, 14, 15) - Explain static and dynamic hazards with examples.
- What are FPGAs? Discuss the internal architecture of FPGA, highlighting the functionality of each module.
--- Content provided by FirstRanker.com ---
--- Content provided by FirstRanker.com ---
--- Content provided by FirstRanker.com ---
SECTION-C
- Design a counter with the following repeated binary sequence: 0, 1, 2, 3, 4, 5, 6 by using JK Flip-flop.
- Design an Asynchronous sequential circuit using SR latch with two inputs A and B and one output Y. B is the control input which, when equal to 1, transfers the input A to output Y. when B is 0, the output does not change, for any change in input.
- Draw an ASM chart to design control logic of a binary multiplier. Realize the same using MUX, decoder and D-type flip flops.
--- Content provided by FirstRanker.com ---
NOTE : Disclosure of Identity by writing Mobile No. or Making of passing request on any page of Answer Sheet will lead to UMC against the Student.
--- Content provided by FirstRanker.com ---
--- Content provided by FirstRanker.com ---
This download link is referred from the post: PTU B.Tech Question Papers 2020 December (All Branches)