Download PTU M.Tech. ECE 2nd Semester 36212 VLSI DESIGN Question Paper

FirstRanker's choice

FirstRanker.com

--- Content provided by​ FirstRanker.com ---

INSTRUCTIONS TO CANDIDATES :

1. Attempt any FIVE questions in all, out of EIGHT questions.
2. Each question carries TWENTY marks.

1. a) Compare combination and sequential circuits with the help of examples. Also discuss the timing analysis of sequential circuits.
   b) Explain Charge coupled devices with suitable diagrams.

--- Content provided by⁠ FirstRanker.com ---

2. a) Reduce the following state table to a minimum number of states.
   

   Present State	Next State		Present Output
   	X=0	1	X=0	1
   a	h	C	1	0
   b	C	d	0	1
   C	h	b	0	0
   d	f	h	0	0
   e	C	f	0	1
   f	f	g	0	0
   g	g	C	1	0
   h	a	C	1	0

   
   b) Realize the following state table using a minimum number of AND and OR gates together with a D flip-flop.
   

   X1X2X3	000	001	010	011	100	101	110	111
   Z	A	A	A	B	B	B	B	A
   A	A	0	B	A	B	B	A	A	B
   A	1	B	A	B	B	A	A	B

3. a) Tabulate the PAL programmable table and mark the fuse map in a PAL diagram for the BCD to Excess-3 code converter.
   

   --- Content provided by​ FirstRanker.com ---

   b) Discuss the structures of standard PLDs and complex PLDs in detail with suitable diagram.
4. Explain the basic Xilinx structure, configurable logic block and input/output block (IOB) of XC4000 family with the help of suitable diagrams.
5. a) Explain the pre-defined and user-defined data types of VHDL language.
   b) Explain pre-defined and user-defined attributes with the help of suitable examples.
6. a) What is the need of hardware description language? Explain the design flow and basic terminology of VHDL language with suitable diagrams.
   

   --- Content provided by FirstRanker.com ---

   b) Write behavioural VHDL description for the 3-bit magnitude comparator.
7. a) Explain various loop statements in Verilog.
   b) Write the Verilog description of 4-bit ripple carry adder.
8. Write short notes on the following (any TWO) :
   a) SRAM
   

   --- Content provided by‍ FirstRanker.com ---

   b) Operators in VHDL
   c) Tasks and functions in Verilog

NOTE : Disclosure of Identity by writing Mobile No. or Making of passing request on any page of Answer Sheet will lead to UMC against the Student.