FirstRanker Logo

FirstRanker.com - FirstRanker's Choice is a hub of Question Papers & Study Materials for B-Tech, B.E, M-Tech, MCA, M.Sc, MBBS, BDS, MBA, B.Sc, Degree, B.Sc Nursing, B-Pharmacy, D-Pharmacy, MD, Medical, Dental, Engineering students. All services of FirstRanker.com are FREE

📱

Get the MBBS Question Bank Android App

Access previous years' papers, solved question papers, notes, and more on the go!

Install From Play Store

Download GTU BE/B.Tech 2019 Winter 3rd Sem New 2131004 Digital Electronics Question Paper

Download GTU (Gujarat Technological University) BE/BTech (Bachelor of Engineering / Bachelor of Technology) 2019 Winter 3rd Sem New 2131004 Digital Electronics Previous Question Paper

This post was last modified on 20 February 2020

GTU BE/B.Tech 2019 Winter Question Papers || Gujarat Technological University


FirstRanker.com

GUJARAT TECHNOLOGICAL UNIVERSITY
BE - SEMESTER- III (New) EXAMINATION — WINTER 2019

--- Content provided by FirstRanker.com ---

Subject Code: 2131004 Date: 3/12/2019
Subject Name: Digital Electronics
Time: 02:30 PM TO 05:00 PM Total Marks: 70

Instructions:

  1. Attempt all questions.
  2. --- Content provided by‌ FirstRanker.com ---

  3. Make suitable assumptions wherever necessary.
  4. Figures to the right indicate full marks.

MARKS

Q.1 (a) Answer the following Questions: 03

  1. Find 2’s Complement Representation of (-52)10 .
  2. --- Content provided by‍ FirstRanker.com ---

  3. Convert the binary number (1101110.0110) to decimal.
  4. For a given logic circuit, if A=B=1, and C=D=0. Find output Y.

(b) Minimize the following Boolean expression using Karnaugh Map (K-MAP) and Draw the draw the simplified logic circuit diagram. 04
Y=?m(0,1,5,9,13,14,15) + d(3,4,7,10,11)

(c) Explain full subtractor and construct full subtractor using half subtractors. 07

--- Content provided by‌ FirstRanker.com ---

Q.2 (a) Define Following Terms. 03

  1. Nibble
  2. Negative Logic
  3. Even Parity

(b) Implement 16 X 1 multiplexer using 2 X 1 multiplexer. 04

--- Content provided by‌ FirstRanker.com ---

(c) With a neat block diagram explain the function of encoder. Explain priority encoder? 07

OR

(c) Design a combinational logic-circuit such that output is high, when four bit binary number is greater-than (0110). 07

Q.3 (a) Design 3-bit Binary to Gray code Converter. 03

(b) Explain 3-bit synchronous Binary Up counter with timing diagram. 04

--- Content provided by‍ FirstRanker.com ---

(c) Explain T Flipflop with Excitation Table. Implement T flip flop using SR flip flop. 07

OR

Q.3 (a) Distinguish between combinational and Sequential logic circuits. 03

(b) Draw and Explain 4-bit bidirectional Shift Register. 04

(c) Differentiate the Asynchronous counter and Synchronous counter. 07

--- Content provided by FirstRanker.com ---

Explain 3- bit up/down Asynchronous counter in detail.

Q.4 (a) State the advantages of Finite State Machine. 03

(b) Which are the various problems of Asynchronous Circuits? 04

Q.4 (a) Define State Table and State Diagram. 03

(b) Describe General State Machine Architecture with suitable diagrams. 04

--- Content provided by⁠ FirstRanker.com ---

(c) Explain the Fundamental Mode Model of ASM with Suitable example. 07

Q.5 (a) Compare the Following in every aspect: TTL and CMOS 03

(b) Explain oscillation problem of an asynchronous state machines with the help of one example. 04

(c) Write short note on Programmable Logic Arrays. 07

OR

--- Content provided by⁠ FirstRanker.com ---

Q.5 (a) Define following terms with respect to Finite State Machine. 03

  1. Melay machine
  2. Moore machine.

(b) Draw and explain the working operation of 2- INPUT TTL NAND gate. 04

(c) Compare ROM, PLA and PAL. 07

--- Content provided by FirstRanker.com ---

FirstRanker.com



This download link is referred from the post: GTU BE/B.Tech 2019 Winter Question Papers || Gujarat Technological University

--- Content provided by FirstRanker.com ---