Download PTU B.Tech 2020 March ECE 7th and 8th Sem EC 406 Vlsi Design & Technology Question Paper

FirstRanker.com
Firstranker's choice FirstRanker.com

Roll No. [ TTTTTT] [ ] Total No. of Pages : 02

--- Content provided by⁠ FirstRanker.com ---

--- Content provided by​ FirstRanker.com ---

INSTRUCTIONS TO CANDIDATES :

1. SECTION-A is COMPULSORY consisting of TEN questions carrying TWO marks each.
2. SECTION-B contains FIVE questions carrying FIVE marks each and students have to attempt any FOUR questions.
3. SECTION-C contains THREE questions carrying TEN marks each and students have to attempt any TWO questions.

--- Content provided by​ FirstRanker.com ---

SECTION-A

1. Write briefly :
   1. Enlist different types of delays in VHDL.
   2. What is difference between signal assignment and variable assignment?
   3. Enlist the three forms of primary storage in computer.
   4. Enlist different types of delays in VHDL.

   --- Content provided by FirstRanker.com ---

   5. What is FPGA? What are the main advantages of using FPGA?
   6. What is role of HDL in digital system design? How does HDL differ from other software language?
   7. Write a short note on ROM.
   8. What is Data object? Enlist all types of Data objects.
   9. What is difference between Encoder & Multiplexer?

   --- Content provided by⁠ FirstRanker.com ---

   10. How do you differentiate between Primary Memory and Secondary Memory?

FirstRanker.com
Firstranker's choice FirstRanker.com

SECTION-B

--- Content provided by FirstRanker.com ---

1. Differentiate between Behavioural and structural styles of Modeling.
2. In Behavioral Modeling explain :
   1. Architecture Body
   2. Process statement
   3. Case statement.

--- Content provided by⁠ FirstRanker.com ---

3. Write a VHDL code for 3 bit binary to Excess-3 code converter in Data Flow Modeling?
4. Write a VHDL code for Modulo-5 counter in Structural Modeling.
5. Write a short note on (i) GAL (ii) CPLD

SECTION-C

1. What are the basic components of a computer? Write down VHDL code for Memory Subsystem.

--- Content provided by‍ FirstRanker.com ---

2. What is difference between PAL and PLA? Implement Full Subtractor using PAL.
3. Write a VHDL code for Priority Encoder in Behavioural Modeling and Data Flow Modeling.

NOTE : Disclosure of identity by writing mobile number or making passing request on any page of Answer sheet will lead to UMC case against the Student.

FirstRanker.com

--- Content provided by‌ FirstRanker.com ---